Low latency check node unit architecture for nonbinary LDPC decoding

Huyen Thi Pham, Hanho Lee
{"title":"Low latency check node unit architecture for nonbinary LDPC decoding","authors":"Huyen Thi Pham, Hanho Lee","doi":"10.1109/APCCAS.2016.7803986","DOIUrl":null,"url":null,"abstract":"This paper proposes a novel forward-backward four-way merger min-max algorithm and low latency check node unit (CNU) architecture for check node processing of nonbinary low-density parity check (NB-LDPC) codes. This algorithm derives simultaneously two output vectors for forward and backward processing in each step. A parallel switch network and parallel-serial elementary computation unit are proposed. Then, the CNU architecture corresponding to the algorithm is designed. The analysis and synthesis results show that the proposed CNU architecture obtains a latency reduction of 82.58% and 49.75% for any code rate without any loss performance, compared to previous works.","PeriodicalId":6495,"journal":{"name":"2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","volume":"69 1","pages":"400-401"},"PeriodicalIF":0.0000,"publicationDate":"2016-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/APCCAS.2016.7803986","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

This paper proposes a novel forward-backward four-way merger min-max algorithm and low latency check node unit (CNU) architecture for check node processing of nonbinary low-density parity check (NB-LDPC) codes. This algorithm derives simultaneously two output vectors for forward and backward processing in each step. A parallel switch network and parallel-serial elementary computation unit are proposed. Then, the CNU architecture corresponding to the algorithm is designed. The analysis and synthesis results show that the proposed CNU architecture obtains a latency reduction of 82.58% and 49.75% for any code rate without any loss performance, compared to previous works.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
非二进制LDPC解码的低延迟检查节点单元体系结构
针对非二进制低密度奇偶校验(NB-LDPC)码的校验节点处理,提出了一种新颖的前向向后四向合并最小-最大算法和低延迟校验节点单元(CNU)架构。该算法在每一步中同时导出两个输出向量,分别用于向前和向后处理。提出了一种并行交换网络和并行串行初等计算单元。然后,设计了与算法相对应的CNU体系结构。分析和综合结果表明,与以往的工作相比,在任何码率下,所提出的CNU架构的延迟分别降低了82.58%和49.75%,而性能没有损失。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
IoT and Blockchain: Technologies, Challenges, and Applications Teaching Practice Platform and Innovation Course Construction for Postgraduate Majoring in Electronics Information FPGA implementation of edge detection for Sobel operator in eight directions Analog integrated audio frequency synthesizer Analysis of non-ideal effects and electrochemical impedance spectroscopy of arrayed flexible NiO-based pH sensor
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1