CMOS phase-locked loops for frequency synthesis

Abstract

As wireless communication systems evolve toward higher frequencies, higher bandwidths, and multi-standard capabilities, the performance of their phase-locked loops (PLLs) becomes increasingly critical to overall system performance. Additionally, PLLs often must be integrated with large digital blocks, so there is strong and increasing economic pressure to implement them in highly-scaled CMOS technology. This short course provides a tutorial explanation of PLL design at both the system and circuit levels in the context of these issues. Topics include integer-N PLLs, fractional-N PLLs, transistor-level design of critical PLL circuit blocks, and practical application-specific PLL issues in a variety of wireless communication systems. The short course is intended for both entry-level and experienced analog, RF, and mixed-signal circuit designers.