Design, manufacture and test-quality cost estimation

J. M. Gilbert, I. Bell, D. R. Johnson
{"title":"Design, manufacture and test-quality cost estimation","authors":"J. M. Gilbert, I. Bell, D. R. Johnson","doi":"10.1109/ISQED.2002.996730","DOIUrl":null,"url":null,"abstract":"This paper describes the adaptation of the conformability analysis technique to the assessment of functional, manufacturing and test capability of PCB level electronic circuits. It combines process capability indices and failure modes and effects analysis (FMEA) with cost mapping to allow the quality costs associated with design and manufacture induced faults to be estimated and the effectiveness of test strategies in reducing these costs to be determined. It allows the trade-off between these costs and the component, manufacturing process and test costs to be explored. The technique is particularly applicable to the relatively low complexity analogue and mixed signal safety critical circuits typically found in automotive and aircraft electronic systems.","PeriodicalId":20510,"journal":{"name":"Proceedings International Symposium on Quality Electronic Design","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2002-03-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings International Symposium on Quality Electronic Design","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISQED.2002.996730","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

Abstract

This paper describes the adaptation of the conformability analysis technique to the assessment of functional, manufacturing and test capability of PCB level electronic circuits. It combines process capability indices and failure modes and effects analysis (FMEA) with cost mapping to allow the quality costs associated with design and manufacture induced faults to be estimated and the effectiveness of test strategies in reducing these costs to be determined. It allows the trade-off between these costs and the component, manufacturing process and test costs to be explored. The technique is particularly applicable to the relatively low complexity analogue and mixed signal safety critical circuits typically found in automotive and aircraft electronic systems.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
设计,制造和测试质量成本估算
本文介绍了一致性分析技术在PCB级电子电路功能、制造和测试能力评估中的应用。它将过程能力指数、失效模式和影响分析(FMEA)与成本映射相结合,从而可以估计与设计和制造引起的故障相关的质量成本,并确定降低这些成本的测试策略的有效性。它允许在这些成本与组件、制造过程和测试成本之间进行权衡。该技术特别适用于汽车和飞机电子系统中相对低复杂度的模拟和混合信号安全关键电路。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
False-noise analysis using resolution method Trading off reliability and power-consumption in ultra-low power systems Fabrication technologies for three-dimensional integrated circuits Test generation and fault modeling for stress testing Noise injection and propagation in high performance designs
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1