A 16nm configurable pass-gate bit-cell register file for quantifying the VMIN advantage of PFET versus NFET pass-gate bit cells

Jihoon Jeong, Francois Atallah, Hoan Nguyen, Josh Puckett, K. Bowman, David Hansquine
{"title":"A 16nm configurable pass-gate bit-cell register file for quantifying the VMIN advantage of PFET versus NFET pass-gate bit cells","authors":"Jihoon Jeong, Francois Atallah, Hoan Nguyen, Josh Puckett, K. Bowman, David Hansquine","doi":"10.1109/CICC.2015.7338444","DOIUrl":null,"url":null,"abstract":"A 16nm configurable pass-gate bit-cell register file allows a direct comparison of NFET versus PFET pass-gate bit cells for early technology evaluation. The configurable pass gate enables either a transmission-gate (TG), an NFET pass gate, or a PFET pass gate. From silicon test-chip measurement, the register file with PFET pass-gate bit cells achieves a 33% minimum supply voltage (VMIN) reduction in a 16nm FinFET technology and a 40% VMIN reduction in an enhanced 16nm FinFET technology as compared to a register file with NFET pass-gate bit cells. Test-chip measurements highlight the superior benefits of the PFET drive current relative to the NFET drive current at low voltages. The VMIN improvement with a PFET pass-gate bit cell represents a paradigm-shift from traditional CMOS circuit-design practices.","PeriodicalId":6665,"journal":{"name":"2015 IEEE Custom Integrated Circuits Conference (CICC)","volume":"77 1","pages":"1-4"},"PeriodicalIF":0.0000,"publicationDate":"2015-11-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 IEEE Custom Integrated Circuits Conference (CICC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CICC.2015.7338444","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

A 16nm configurable pass-gate bit-cell register file allows a direct comparison of NFET versus PFET pass-gate bit cells for early technology evaluation. The configurable pass gate enables either a transmission-gate (TG), an NFET pass gate, or a PFET pass gate. From silicon test-chip measurement, the register file with PFET pass-gate bit cells achieves a 33% minimum supply voltage (VMIN) reduction in a 16nm FinFET technology and a 40% VMIN reduction in an enhanced 16nm FinFET technology as compared to a register file with NFET pass-gate bit cells. Test-chip measurements highlight the superior benefits of the PFET drive current relative to the NFET drive current at low voltages. The VMIN improvement with a PFET pass-gate bit cell represents a paradigm-shift from traditional CMOS circuit-design practices.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
一个16nm可配置的通栅位单元寄存器文件,用于量化pet与net通栅位单元的VMIN优势
16nm可配置通栅极位单元寄存器文件允许直接比较NFET和pet通栅极位单元,用于早期技术评估。可配置的通闸可以启用传输门(TG)、fet通闸或fet通闸。从硅测试芯片的测量结果来看,与具有fet通栅极位单元的寄存器文件相比,具有fet通栅极位单元的寄存器文件在16nm FinFET技术中实现了33%的最小电源电压(VMIN)降低,在增强型16nm FinFET技术中实现了40%的VMIN降低。测试芯片的测量结果显示,相对于低电压下的fet驱动电流,fet驱动电流具有更优越的优势。采用pet通栅位单元的VMIN改进代表了传统CMOS电路设计实践的范式转变。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A 150nA IQ, 850mA ILOAD, 90% Efficiency over 10μA to 400mA Loading Range Introduction to Compute-in-Memory Portable and Scalable High Voltage Circuits for Automotive Applications in BiCMOS Processes ADC-based Wireline Transceiver Session 27 - Technology directions
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1