Optimization of Electrodeposited Copper for Sub 5 µm L/S Redistribution Layer Lines by Plating Additives

Ralf Schmidt, T. Beck, R. Rooney, A. Gewirth
{"title":"Optimization of Electrodeposited Copper for Sub 5 µm L/S Redistribution Layer Lines by Plating Additives","authors":"Ralf Schmidt, T. Beck, R. Rooney, A. Gewirth","doi":"10.1109/ECTC.2018.00188","DOIUrl":null,"url":null,"abstract":"Decreasing dimensions of copper conductor lines in redistribution layers of upcoming fan-out wafer-level packages involve increasing demands in terms of reliability. Due to the different thermal expansion of the different materials of the package, the lines suffer from high mechanical stress. This stress may ultimately lead to failure of the conductor. The corresponding failure mode was found to be transgranular brittle fracture along the grain boundaries of the copper. Literature studies revealed, that sulfur and chloride impurities in the deposit accumulate at the grain boundaries and render them brittle. In addition, impurity-driven accumulation of voids during annealing was found, which further weakens the grain boundaries. Such weakening of the grain boundaries was combined with a literature known transition from plastic to brittle deformation as a function of the ratio of the grain size versus the deposit thickness. As a conclusion, deposits of high purity and large grain size are required to improve the reliability of the thin copper lines. Both parameters may be affected by properly designed plating additives. Guidelines for the design of suitable levelers require in-depth knowledge of the effect of functional groups on the plating process and may be obtained based on spectroscopy and electrochemistry. Impurity analysis of deposits obtained from a plating process based on a leveler, which was synthesized according to the provided guidelines, indeed yielded copper of high purity. Such process is supposed to be well-suitable for upcoming fine-pitch redistribution layer lines.","PeriodicalId":6555,"journal":{"name":"2018 IEEE 68th Electronic Components and Technology Conference (ECTC)","volume":" 79","pages":"1220-1225"},"PeriodicalIF":0.0000,"publicationDate":"2018-08-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 IEEE 68th Electronic Components and Technology Conference (ECTC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ECTC.2018.00188","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

Abstract

Decreasing dimensions of copper conductor lines in redistribution layers of upcoming fan-out wafer-level packages involve increasing demands in terms of reliability. Due to the different thermal expansion of the different materials of the package, the lines suffer from high mechanical stress. This stress may ultimately lead to failure of the conductor. The corresponding failure mode was found to be transgranular brittle fracture along the grain boundaries of the copper. Literature studies revealed, that sulfur and chloride impurities in the deposit accumulate at the grain boundaries and render them brittle. In addition, impurity-driven accumulation of voids during annealing was found, which further weakens the grain boundaries. Such weakening of the grain boundaries was combined with a literature known transition from plastic to brittle deformation as a function of the ratio of the grain size versus the deposit thickness. As a conclusion, deposits of high purity and large grain size are required to improve the reliability of the thin copper lines. Both parameters may be affected by properly designed plating additives. Guidelines for the design of suitable levelers require in-depth knowledge of the effect of functional groups on the plating process and may be obtained based on spectroscopy and electrochemistry. Impurity analysis of deposits obtained from a plating process based on a leveler, which was synthesized according to the provided guidelines, indeed yielded copper of high purity. Such process is supposed to be well-suitable for upcoming fine-pitch redistribution layer lines.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
利用镀层添加剂优化Sub - 5µm L/S重分布层线的电沉积铜
在即将推出的扇形圆片级封装的再分配层中,铜导体线的尺寸不断减小,对可靠性的要求也越来越高。由于封装的不同材料的热膨胀不同,线路遭受高机械应力。这种应力可能最终导致导体失效。相应的破坏模式为沿晶界的穿晶脆性断裂。文献研究表明,沉积物中的硫和氯杂质积聚在晶界处,使其易碎。此外,在退火过程中发现杂质驱动的空洞积累,进一步削弱了晶界。这种晶界的弱化与文献中已知的从塑性到脆性变形的转变相结合,这是晶粒尺寸与沉积厚度之比的函数。综上所述,为了提高细铜线的可靠性,需要高纯度和大粒度的镀层。适当设计的镀层添加剂会影响这两个参数。设计合适的调平机的指导方针需要对官能团对电镀过程的影响有深入的了解,可以根据光谱学和电化学来获得。根据所提供的指南合成的基于整平机的电镀过程中获得的沉积物的杂质分析确实产生了高纯度的铜。这种工艺被认为非常适合即将到来的细间距重新分配层线。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Development of Novel Fine Line 2.1 D Package with Organic Interposer Using Advanced Substrate-Based Process A Novel Finite Element Technique for Moisture Diffusion Modeling Using ANSYS Mechanical Modelling of High Power Lateral IGBT for LED Driver Applications Physical Aging of Epoxy Molding Compound and Its Influences on the Warpage of Reconstituted Wafer Controlling Die Warpage by Applying Under Bump Metallurgy for Fan-Out Package Process Applications
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1