用于多芯电池组的锂离子电池管理芯片

Yidie Ye, Chen Chen, Jin Jin, Lenian He
{"title":"用于多芯电池组的锂离子电池管理芯片","authors":"Yidie Ye, Chen Chen, Jin Jin, Lenian He","doi":"10.1109/APCCAS.2008.4746078","DOIUrl":null,"url":null,"abstract":"This paper introduces a method of realizing a monolithic battery management chip for a lithium ion battery pack of multi-cell in series. High precision subtractor amplifiers were employed to extract the voltage information of each battery. With the utilization of the subtractor amplifiers, the whole system was allowed to be implemented in a normal, nonexpensive standard CMOS process with 5 V supply voltage, instead of a costly high-voltage process. A testing chip was implemented by using CSMCpsilas 0.5 mum 5 V N-well CMOS process. The chip was designed for double-cell battery pack and compatible with single-cell application. The testing results showed this chip functioned well in both applications of double-cell and single-cell, and revealed that the present design method would be suitable for the multi-cell battery packs.","PeriodicalId":344917,"journal":{"name":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems","volume":"14 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Li-ion battery management chip for multi-cell battery pack\",\"authors\":\"Yidie Ye, Chen Chen, Jin Jin, Lenian He\",\"doi\":\"10.1109/APCCAS.2008.4746078\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper introduces a method of realizing a monolithic battery management chip for a lithium ion battery pack of multi-cell in series. High precision subtractor amplifiers were employed to extract the voltage information of each battery. With the utilization of the subtractor amplifiers, the whole system was allowed to be implemented in a normal, nonexpensive standard CMOS process with 5 V supply voltage, instead of a costly high-voltage process. A testing chip was implemented by using CSMCpsilas 0.5 mum 5 V N-well CMOS process. The chip was designed for double-cell battery pack and compatible with single-cell application. The testing results showed this chip functioned well in both applications of double-cell and single-cell, and revealed that the present design method would be suitable for the multi-cell battery packs.\",\"PeriodicalId\":344917,\"journal\":{\"name\":\"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems\",\"volume\":\"14 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2008-11-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/APCCAS.2008.4746078\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/APCCAS.2008.4746078","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

介绍了一种多芯串联锂离子电池组单片电池管理芯片的实现方法。采用高精度减法放大器提取每个电池的电压信息。随着减法放大器的使用,整个系统可以在一个正常的、不昂贵的标准CMOS工艺中实现,电源电压为5 V,而不是昂贵的高压工艺。采用CSMCpsilas 0.5 μ m 5 V n阱工艺制作了测试芯片。该芯片专为双芯电池组设计,兼容单芯应用。测试结果表明,该芯片在双电池和单电池的应用中都具有良好的性能,并表明该设计方法适用于多电池包。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Li-ion battery management chip for multi-cell battery pack
This paper introduces a method of realizing a monolithic battery management chip for a lithium ion battery pack of multi-cell in series. High precision subtractor amplifiers were employed to extract the voltage information of each battery. With the utilization of the subtractor amplifiers, the whole system was allowed to be implemented in a normal, nonexpensive standard CMOS process with 5 V supply voltage, instead of a costly high-voltage process. A testing chip was implemented by using CSMCpsilas 0.5 mum 5 V N-well CMOS process. The chip was designed for double-cell battery pack and compatible with single-cell application. The testing results showed this chip functioned well in both applications of double-cell and single-cell, and revealed that the present design method would be suitable for the multi-cell battery packs.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Hardware development for pervasive healthcare systems: Current status and future directions A 0.8V SOP-based cascade multibit delta-sigma modulator for wideband applications A 0.6-V 1.8-μW automatic gain control circuit for digital hearing aid High throughput 32-bit AES implementation in FPGA Unknown response masking with minimized observable response loss and mask data
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1