A. Benhaoues, C. Tanougast, H. Mayache, S. Toumi, A. Dandache
{"title":"调制和解调的数字合成体系结构","authors":"A. Benhaoues, C. Tanougast, H. Mayache, S. Toumi, A. Dandache","doi":"10.1109/ICM.2013.6735023","DOIUrl":null,"url":null,"abstract":"Nowadays, the current challenge in the wireless digital systems is to design new digital, generic and “universal” architectures, take charge of functionalities previously managed by different circuits. Moreover, these ones must be sufficiently flexible to support multiple transmission standards and easily adaptable for future evolutions. In this work, we propose a digital architecture for modulation and demodulation using LFSR registers. The architecture was implemented on Xilinx Virtex series field programmable gate arrays (FPGA). The implementations demonstrate that our proposed architecture can deliver a high reduction of the FPGA logic requirements and consumption power when compared with the Velcro architecture.","PeriodicalId":372346,"journal":{"name":"2013 25th International Conference on Microelectronics (ICM)","volume":"21 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2013-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Digital synthesis architecture for modulation and demodulation\",\"authors\":\"A. Benhaoues, C. Tanougast, H. Mayache, S. Toumi, A. Dandache\",\"doi\":\"10.1109/ICM.2013.6735023\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Nowadays, the current challenge in the wireless digital systems is to design new digital, generic and “universal” architectures, take charge of functionalities previously managed by different circuits. Moreover, these ones must be sufficiently flexible to support multiple transmission standards and easily adaptable for future evolutions. In this work, we propose a digital architecture for modulation and demodulation using LFSR registers. The architecture was implemented on Xilinx Virtex series field programmable gate arrays (FPGA). The implementations demonstrate that our proposed architecture can deliver a high reduction of the FPGA logic requirements and consumption power when compared with the Velcro architecture.\",\"PeriodicalId\":372346,\"journal\":{\"name\":\"2013 25th International Conference on Microelectronics (ICM)\",\"volume\":\"21 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2013-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2013 25th International Conference on Microelectronics (ICM)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICM.2013.6735023\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 25th International Conference on Microelectronics (ICM)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICM.2013.6735023","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Digital synthesis architecture for modulation and demodulation
Nowadays, the current challenge in the wireless digital systems is to design new digital, generic and “universal” architectures, take charge of functionalities previously managed by different circuits. Moreover, these ones must be sufficiently flexible to support multiple transmission standards and easily adaptable for future evolutions. In this work, we propose a digital architecture for modulation and demodulation using LFSR registers. The architecture was implemented on Xilinx Virtex series field programmable gate arrays (FPGA). The implementations demonstrate that our proposed architecture can deliver a high reduction of the FPGA logic requirements and consumption power when compared with the Velcro architecture.