一个10位50 msps流水线CMOS ADC

M. Hashim, Y. Yusoff, Mohd Rais Ahmad
{"title":"一个10位50 msps流水线CMOS ADC","authors":"M. Hashim, Y. Yusoff, Mohd Rais Ahmad","doi":"10.1109/SMELEC.2006.381103","DOIUrl":null,"url":null,"abstract":"This paper presents a 10-bit 50-MSPS pipelined ADC targeted to 0.35 um CMOS technology. The main characteristics of pipelined ADC such as signal to noise and distortion ratio (SNDR), spurious free dynamic range (SFDR), differential non-linearity (DNL), integral non-linearity (INL) and power consumption are simulated in HSPICEreg. In this simulation, a full-scale of Nyquist-frequency sine-wave input is used. The results show the designed pipelined ADC achieves a SNDR of 58 dB, SFDR of 70 dB, maximum differential nonlinearity (DNL) and integral nonlinearity (INL) are less than 0.5 least significant bit (LSB) and a power consumption of 350-mW.","PeriodicalId":136703,"journal":{"name":"2006 IEEE International Conference on Semiconductor Electronics","volume":"39 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"A 10-Bit 50-MSPS Pipelined CMOS ADC\",\"authors\":\"M. Hashim, Y. Yusoff, Mohd Rais Ahmad\",\"doi\":\"10.1109/SMELEC.2006.381103\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a 10-bit 50-MSPS pipelined ADC targeted to 0.35 um CMOS technology. The main characteristics of pipelined ADC such as signal to noise and distortion ratio (SNDR), spurious free dynamic range (SFDR), differential non-linearity (DNL), integral non-linearity (INL) and power consumption are simulated in HSPICEreg. In this simulation, a full-scale of Nyquist-frequency sine-wave input is used. The results show the designed pipelined ADC achieves a SNDR of 58 dB, SFDR of 70 dB, maximum differential nonlinearity (DNL) and integral nonlinearity (INL) are less than 0.5 least significant bit (LSB) and a power consumption of 350-mW.\",\"PeriodicalId\":136703,\"journal\":{\"name\":\"2006 IEEE International Conference on Semiconductor Electronics\",\"volume\":\"39 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-11-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2006 IEEE International Conference on Semiconductor Electronics\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SMELEC.2006.381103\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2006 IEEE International Conference on Semiconductor Electronics","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SMELEC.2006.381103","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

本文提出了一种针对0.35 um CMOS技术的10位50 msps流水线ADC。在HSPICEreg中模拟了管道ADC的主要特性,如信噪比(SNDR)、无杂散动态范围(SFDR)、微分非线性(DNL)、积分非线性(INL)和功耗。在这个模拟中,使用了一个满量程的奈奎斯特频率正弦波输入。结果表明,所设计的流水线ADC的SNDR为58 dB, SFDR为70 dB,最大差分非线性(DNL)和积分非线性(INL)均小于0.5最低有效位(LSB),功耗为350 mw。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A 10-Bit 50-MSPS Pipelined CMOS ADC
This paper presents a 10-bit 50-MSPS pipelined ADC targeted to 0.35 um CMOS technology. The main characteristics of pipelined ADC such as signal to noise and distortion ratio (SNDR), spurious free dynamic range (SFDR), differential non-linearity (DNL), integral non-linearity (INL) and power consumption are simulated in HSPICEreg. In this simulation, a full-scale of Nyquist-frequency sine-wave input is used. The results show the designed pipelined ADC achieves a SNDR of 58 dB, SFDR of 70 dB, maximum differential nonlinearity (DNL) and integral nonlinearity (INL) are less than 0.5 least significant bit (LSB) and a power consumption of 350-mW.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Synchrotron Radiation X-ray Diffraction and X-ray Photoelectron Spectroscopy Investigation on Si-based Structures for Sub-Micron Si-IC Applications Device Design Consideration for Nanoscale MOSFET Using Semiconductor TCAD Tools The Effect of Al and Pt/Ti Simultaneously Annealing on Electrical Characteristics of n-GaN Schottky Diode A Low-Cost CMOS Reconfigurable Receiver for WiMAX Applications Contact Hole Printing in Binary Mask by FLEX Technique
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1