基于先进CMOS技术的差分放大器老化抑制与校准方法

F. Chouard, S. More, M. Fulde, D. Schmitt-Landsiedel
{"title":"基于先进CMOS技术的差分放大器老化抑制与校准方法","authors":"F. Chouard, S. More, M. Fulde, D. Schmitt-Landsiedel","doi":"10.1109/ESSCIRC.2011.6044954","DOIUrl":null,"url":null,"abstract":"Stress experiments are presented on analog size devices in inversion and accumulation mode, including relaxing stress phenomena. Based on these data, a general concept to suppress device aging impact on differential amplifier circuits in advanced CMOS technologies is presented and proven experimentally. It is shown that the proposed method also enables to compensate for process variation induced mismatch. Thus it provides analog circuit designers the opportunity to reduce matching related area requirements.","PeriodicalId":239979,"journal":{"name":"2011 Proceedings of the ESSCIRC (ESSCIRC)","volume":"122 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-10-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"An aging suppression and calibration approach for differential amplifiers in advanced CMOS technologies\",\"authors\":\"F. Chouard, S. More, M. Fulde, D. Schmitt-Landsiedel\",\"doi\":\"10.1109/ESSCIRC.2011.6044954\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Stress experiments are presented on analog size devices in inversion and accumulation mode, including relaxing stress phenomena. Based on these data, a general concept to suppress device aging impact on differential amplifier circuits in advanced CMOS technologies is presented and proven experimentally. It is shown that the proposed method also enables to compensate for process variation induced mismatch. Thus it provides analog circuit designers the opportunity to reduce matching related area requirements.\",\"PeriodicalId\":239979,\"journal\":{\"name\":\"2011 Proceedings of the ESSCIRC (ESSCIRC)\",\"volume\":\"122 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2011-10-13\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2011 Proceedings of the ESSCIRC (ESSCIRC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ESSCIRC.2011.6044954\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 Proceedings of the ESSCIRC (ESSCIRC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSCIRC.2011.6044954","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

摘要

在模拟尺寸的器件上进行了反演和积累模式的应力实验,包括松弛应力现象。基于这些数据,提出了抑制先进CMOS技术中器件老化对差分放大电路影响的一般概念,并进行了实验验证。结果表明,该方法能够补偿工艺变化引起的失配。因此,它为模拟电路设计人员提供了减少匹配相关面积要求的机会。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
An aging suppression and calibration approach for differential amplifiers in advanced CMOS technologies
Stress experiments are presented on analog size devices in inversion and accumulation mode, including relaxing stress phenomena. Based on these data, a general concept to suppress device aging impact on differential amplifier circuits in advanced CMOS technologies is presented and proven experimentally. It is shown that the proposed method also enables to compensate for process variation induced mismatch. Thus it provides analog circuit designers the opportunity to reduce matching related area requirements.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A precision DTMOST-based temperature sensor 8T SRAM with Mimicked Negative Bit-lines and Charge Limited Sequential sense amplifier for wireless sensor nodes A 350nA voltage regulator for 90nm CMOS digital circuits with Reverse-Body-Bias A 12b 5-to-50MS/s 0.5-to-1V voltage scalable zero-crossing based pipelined ADC On-chip resonant supply noise reduction utilizing switched parasitic capacitors of sleep blocks with tri-mode power gating structure
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1