一种新颖紧凑的软启动电路,内部电路用于DC-DC变换器

Yuan Bing, Lai Xin-quan, Ye Qiang, Jia Xinzhang
{"title":"一种新颖紧凑的软启动电路,内部电路用于DC-DC变换器","authors":"Yuan Bing, Lai Xin-quan, Ye Qiang, Jia Xinzhang","doi":"10.1109/ICASIC.2007.4415664","DOIUrl":null,"url":null,"abstract":"A novel internal soft-start circuit with simple topology for DC-DC buck converters is presented. It is implemented by controlling the output of error amplifier to make switch current limit increases in steps without using external capacitor, which reduces the component cost, saves board space and benefits for portable applications. This circuit is designed on the basis of Hynix 0.5 mum CMOS process, and its performance has been verified by Hspice simulation and measurement results. Avoiding the inrush current and overshoot vloltage, the IC starts up in 4 steps in 1.6 ms with input voltage of 3.6 V, output voltage of 1.8 V, output capacitor of 22 muF and load current of 1.1 A.","PeriodicalId":120984,"journal":{"name":"2007 7th International Conference on ASIC","volume":"443 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"19","resultStr":"{\"title\":\"A novel compact soft-start circuit with internal circuitry for DC-DC converters\",\"authors\":\"Yuan Bing, Lai Xin-quan, Ye Qiang, Jia Xinzhang\",\"doi\":\"10.1109/ICASIC.2007.4415664\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A novel internal soft-start circuit with simple topology for DC-DC buck converters is presented. It is implemented by controlling the output of error amplifier to make switch current limit increases in steps without using external capacitor, which reduces the component cost, saves board space and benefits for portable applications. This circuit is designed on the basis of Hynix 0.5 mum CMOS process, and its performance has been verified by Hspice simulation and measurement results. Avoiding the inrush current and overshoot vloltage, the IC starts up in 4 steps in 1.6 ms with input voltage of 3.6 V, output voltage of 1.8 V, output capacitor of 22 muF and load current of 1.1 A.\",\"PeriodicalId\":120984,\"journal\":{\"name\":\"2007 7th International Conference on ASIC\",\"volume\":\"443 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2007-10-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"19\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2007 7th International Conference on ASIC\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICASIC.2007.4415664\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 7th International Conference on ASIC","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICASIC.2007.4415664","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 19

摘要

提出了一种新颖的拓扑简单的DC-DC降压变换器内部软启动电路。它是通过控制误差放大器的输出来实现的,使开关电流限制在不使用外部电容的情况下逐级增加,从而降低了元件成本,节省了电路板空间,有利于便携式应用。该电路基于Hynix 0.5 μ m CMOS工艺设计,并通过Hspice仿真和测量结果验证了其性能。为了避免浪涌电流和过调电压,IC在1.6 ms内分4步启动,输入电压3.6 V,输出电压1.8 V,输出电容22 muF,负载电流1.1 A。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A novel compact soft-start circuit with internal circuitry for DC-DC converters
A novel internal soft-start circuit with simple topology for DC-DC buck converters is presented. It is implemented by controlling the output of error amplifier to make switch current limit increases in steps without using external capacitor, which reduces the component cost, saves board space and benefits for portable applications. This circuit is designed on the basis of Hynix 0.5 mum CMOS process, and its performance has been verified by Hspice simulation and measurement results. Avoiding the inrush current and overshoot vloltage, the IC starts up in 4 steps in 1.6 ms with input voltage of 3.6 V, output voltage of 1.8 V, output capacitor of 22 muF and load current of 1.1 A.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Leakage power reduction through dual Vth assignment considering threshold voltage variation Software defined cognitive radios Multi-level signaling for energy-efficient on-chip interconnects An efficient transformation method for DFRM expansions Design, implementation and testing of an IEEE 802.11 b/g baseband chip
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1