一种循环时间为100纳秒的旋转开关棒存储器

B. Kaufman, P. Ellinger, H. Kuno
{"title":"一种循环时间为100纳秒的旋转开关棒存储器","authors":"B. Kaufman, P. Ellinger, H. Kuno","doi":"10.1145/1464291.1464323","DOIUrl":null,"url":null,"abstract":"Thin film memory techniques are beginning to offer an attractive alternative to magnetic core memories, particularly for high-speed operation. The memory reported in this paper utilizes a plated-wire (Rod) memory device operating in a 512-word 36 bit per word memory system. The DRO mode is employed and operation at a 100-nanosecond read-write cycle time is achieved. In order to attain this high speed, modified concepts of memory circuitry have evolved affecting every aspect of the memory design. Integrated circuit techniques have been employed for all logic and sensing functions and may be utilized to break some of the economically imposed limitations on contemporary memory circuit design. The potential for low-cost batch fabrication of monolithic and hybrid circuits requires utilization of these techniques to secure cost and performance improvements. Accordingly, the design for this memory makes maximum use of the existing and projected capabilities of integrated circuits.","PeriodicalId":297471,"journal":{"name":"AFIPS '66 (Fall)","volume":"15 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1899-12-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"A rotationally switched rod memory with a 100-nanosecond cycle time\",\"authors\":\"B. Kaufman, P. Ellinger, H. Kuno\",\"doi\":\"10.1145/1464291.1464323\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Thin film memory techniques are beginning to offer an attractive alternative to magnetic core memories, particularly for high-speed operation. The memory reported in this paper utilizes a plated-wire (Rod) memory device operating in a 512-word 36 bit per word memory system. The DRO mode is employed and operation at a 100-nanosecond read-write cycle time is achieved. In order to attain this high speed, modified concepts of memory circuitry have evolved affecting every aspect of the memory design. Integrated circuit techniques have been employed for all logic and sensing functions and may be utilized to break some of the economically imposed limitations on contemporary memory circuit design. The potential for low-cost batch fabrication of monolithic and hybrid circuits requires utilization of these techniques to secure cost and performance improvements. Accordingly, the design for this memory makes maximum use of the existing and projected capabilities of integrated circuits.\",\"PeriodicalId\":297471,\"journal\":{\"name\":\"AFIPS '66 (Fall)\",\"volume\":\"15 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1899-12-30\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"AFIPS '66 (Fall)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1145/1464291.1464323\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"AFIPS '66 (Fall)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1145/1464291.1464323","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

摘要

薄膜存储技术开始为磁芯存储提供一种有吸引力的替代方案,特别是在高速运行时。本文所报道的存储器采用了一种以512字36位/字的存储系统运行的镀线(杆)存储器装置。采用DRO模式,实现了100纳秒的读写周期时间。为了达到这种高速度,改进的存储电路概念已经发展到影响存储器设计的各个方面。集成电路技术已被用于所有的逻辑和传感功能,并可用于打破当代存储电路设计中一些经济上强加的限制。低成本批量制造单片和混合电路的潜力需要利用这些技术来确保成本和性能的改进。因此,这种存储器的设计最大限度地利用了集成电路现有的和预计的能力。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A rotationally switched rod memory with a 100-nanosecond cycle time
Thin film memory techniques are beginning to offer an attractive alternative to magnetic core memories, particularly for high-speed operation. The memory reported in this paper utilizes a plated-wire (Rod) memory device operating in a 512-word 36 bit per word memory system. The DRO mode is employed and operation at a 100-nanosecond read-write cycle time is achieved. In order to attain this high speed, modified concepts of memory circuitry have evolved affecting every aspect of the memory design. Integrated circuit techniques have been employed for all logic and sensing functions and may be utilized to break some of the economically imposed limitations on contemporary memory circuit design. The potential for low-cost batch fabrication of monolithic and hybrid circuits requires utilization of these techniques to secure cost and performance improvements. Accordingly, the design for this memory makes maximum use of the existing and projected capabilities of integrated circuits.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Automated logic design techniques applicable to integrated circuitry technology A conversational system for incremental compilation and execution in a time-sharing environment A system for Automatic Value Exchange (SAVE) The SDS SIGMA 7: a real-time time-sharing computer The Lincoln Reckoner: an operation-oriented, on-line facility with distributed control
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1