基于每个逻辑路径的传播延迟,应用自适应时序滤波进行SET缓解

Jose Eduardo Pereira Souza, F. Kastensmidt
{"title":"基于每个逻辑路径的传播延迟,应用自适应时序滤波进行SET缓解","authors":"Jose Eduardo Pereira Souza, F. Kastensmidt","doi":"10.1109/LATW.2012.6261257","DOIUrl":null,"url":null,"abstract":"This paper proposes the use of a programmable radiation hardened flip-flop to select the most appropriate delay in the SET temporal filtering for each flip-flop in a circuit. Each flip-flop can filter SETs by using different delays based on the propagation-delay of its logical path. The propagation-delay variances among multiple paths can be used to increase or reduce the delay of the SET filtering. In this way, a delay with a minimum performance impact can always be selected. This approach was validated by electrical simulations in a case-study circuit Different SET pulse widths were injected. Results have shown the efficiently of this technique to filter SETs and to tolerate SEUs in integrated circuits.","PeriodicalId":173735,"journal":{"name":"2012 13th Latin American Test Workshop (LATW)","volume":"8 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-04-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Applying adaptive temporal filtering for SET mitigation based on the propagation-delay of every logical path\",\"authors\":\"Jose Eduardo Pereira Souza, F. Kastensmidt\",\"doi\":\"10.1109/LATW.2012.6261257\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper proposes the use of a programmable radiation hardened flip-flop to select the most appropriate delay in the SET temporal filtering for each flip-flop in a circuit. Each flip-flop can filter SETs by using different delays based on the propagation-delay of its logical path. The propagation-delay variances among multiple paths can be used to increase or reduce the delay of the SET filtering. In this way, a delay with a minimum performance impact can always be selected. This approach was validated by electrical simulations in a case-study circuit Different SET pulse widths were injected. Results have shown the efficiently of this technique to filter SETs and to tolerate SEUs in integrated circuits.\",\"PeriodicalId\":173735,\"journal\":{\"name\":\"2012 13th Latin American Test Workshop (LATW)\",\"volume\":\"8 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2012-04-10\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2012 13th Latin American Test Workshop (LATW)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/LATW.2012.6261257\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 13th Latin American Test Workshop (LATW)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/LATW.2012.6261257","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

本文提出了一种可编程的抗辐射触发器,用于电路中每个触发器的SET时序滤波中选择最合适的延迟。每个触发器可以根据其逻辑路径的传播延迟使用不同的延迟来过滤set。多路径间的传播延迟差异可以用来增加或减少SET滤波的延迟。通过这种方式,始终可以选择具有最小性能影响的延迟。通过案例电路的电气仿真验证了该方法的有效性。实验结果表明,该方法在集成电路中具有较好的滤波效果和容错能力。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Applying adaptive temporal filtering for SET mitigation based on the propagation-delay of every logical path
This paper proposes the use of a programmable radiation hardened flip-flop to select the most appropriate delay in the SET temporal filtering for each flip-flop in a circuit. Each flip-flop can filter SETs by using different delays based on the propagation-delay of its logical path. The propagation-delay variances among multiple paths can be used to increase or reduce the delay of the SET filtering. In this way, a delay with a minimum performance impact can always be selected. This approach was validated by electrical simulations in a case-study circuit Different SET pulse widths were injected. Results have shown the efficiently of this technique to filter SETs and to tolerate SEUs in integrated circuits.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Retiming scan circuit to eliminate timing penalty Variation-aware and self-healing design methodology for a system-on-chip Automatic generation of an FPGA based embedded test system for printed circuit board testing Investigation of a CMOS oscillator concept for particle detection and diagnosis Pattern-based injections in processors implemented on SRAM-based FPGAs
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1