低k铜互连中模式密度和工艺变化对多级电容结构可靠性性能影响的研究

Qian Chen, L. Xie, R. Chockalingam, C. Eng, Ushasree Katakamsetty, Pinghui Li, Li Chen, Xiaochong Guan, S. Y. Tan, Juan Boon Tan
{"title":"低k铜互连中模式密度和工艺变化对多级电容结构可靠性性能影响的研究","authors":"Qian Chen, L. Xie, R. Chockalingam, C. Eng, Ushasree Katakamsetty, Pinghui Li, Li Chen, Xiaochong Guan, S. Y. Tan, Juan Boon Tan","doi":"10.1109/IPFA.2018.8452535","DOIUrl":null,"url":null,"abstract":"Ahstract- Multi-level Metal-Oxide-Metal Capacitors (MOM) is widely utilized in CMOS process. It is an inter-digitated three dimensional multi-level finger capacitor structure formed in dual damascene copper metal layers in the Back-end-of-Line (BEOL) process. Key factors impacting the Time-dependent dielectric breakdown (TDDB) performance of MOM are identified, and results are discussed in this paper. Voltage Ramp (VRamp) analysis is used as the response of the performance of TDDB as it is well known that they are correlated to electric field acceleration parameter of the SQRT E model.","PeriodicalId":382811,"journal":{"name":"2018 IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA)","volume":"75 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A Study of Pattern Density and Process Variations Impact on the Reliability Performance of Multi-Level Capacitance Structure in Low-k Copper Interconnects\",\"authors\":\"Qian Chen, L. Xie, R. Chockalingam, C. Eng, Ushasree Katakamsetty, Pinghui Li, Li Chen, Xiaochong Guan, S. Y. Tan, Juan Boon Tan\",\"doi\":\"10.1109/IPFA.2018.8452535\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Ahstract- Multi-level Metal-Oxide-Metal Capacitors (MOM) is widely utilized in CMOS process. It is an inter-digitated three dimensional multi-level finger capacitor structure formed in dual damascene copper metal layers in the Back-end-of-Line (BEOL) process. Key factors impacting the Time-dependent dielectric breakdown (TDDB) performance of MOM are identified, and results are discussed in this paper. Voltage Ramp (VRamp) analysis is used as the response of the performance of TDDB as it is well known that they are correlated to electric field acceleration parameter of the SQRT E model.\",\"PeriodicalId\":382811,\"journal\":{\"name\":\"2018 IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA)\",\"volume\":\"75 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-07-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IPFA.2018.8452535\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IPFA.2018.8452535","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

多层金属氧化物金属电容器(MOM)在CMOS工艺中得到了广泛的应用。它是一种由双damascene铜金属层在后端线(BEOL)工艺中形成的相互数字化的三维多层次指形电容器结构。分析了影响MOM材料时介电击穿(TDDB)性能的关键因素,并对结果进行了讨论。电压斜坡(VRamp)分析作为TDDB性能的响应,因为众所周知,它们与SQRT E模型的电场加速度参数相关。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A Study of Pattern Density and Process Variations Impact on the Reliability Performance of Multi-Level Capacitance Structure in Low-k Copper Interconnects
Ahstract- Multi-level Metal-Oxide-Metal Capacitors (MOM) is widely utilized in CMOS process. It is an inter-digitated three dimensional multi-level finger capacitor structure formed in dual damascene copper metal layers in the Back-end-of-Line (BEOL) process. Key factors impacting the Time-dependent dielectric breakdown (TDDB) performance of MOM are identified, and results are discussed in this paper. Voltage Ramp (VRamp) analysis is used as the response of the performance of TDDB as it is well known that they are correlated to electric field acceleration parameter of the SQRT E model.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Faster Localization of Logic Soft Failures Using a Combination of Scan Diagnosis at Reduced VDD and LADA Case Study and Application on Failure Analysis for Power Device Failure Analysis Techniques for 3D Packages Impact of Wire RC Based on High Voltage SCAN Failure Analysis in 10nm Process Contactless Fault Isolation of Ultra Low k Dielectrics in Soft Breakdown Condition
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1