Ryoongbin Lee, Suhyeon Kim, Sangwan Kim, Sihyun Kim, Junil Lee, E. Park, Hyun-Min Kim, Kitae Lee, Byung-Gook Park
{"title":"Sii-xGex栅极全能场效应晶体管中界面陷阱位置影响的仿真研究","authors":"Ryoongbin Lee, Suhyeon Kim, Sangwan Kim, Sihyun Kim, Junil Lee, E. Park, Hyun-Min Kim, Kitae Lee, Byung-Gook Park","doi":"10.23919/ELINFOCOM.2018.8330548","DOIUrl":null,"url":null,"abstract":"In this paper, performance degradation of Si1−xGex gate-all-around (GAA) Field-Effect Transistor (FET) depending on interface trap position was investigated through TCAD simulations. Interface traps were located at three different points along the channel. Parameters such as hole mobility and energy band were analyzed to understand the effects of partially generated interface traps by unstable GeOx.","PeriodicalId":413646,"journal":{"name":"2018 International Conference on Electronics, Information, and Communication (ICEIC)","volume":"101 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Simulation study on influence of interface trap position in Sii-xGex Gate-All-Around (GAA) field-effect transistor\",\"authors\":\"Ryoongbin Lee, Suhyeon Kim, Sangwan Kim, Sihyun Kim, Junil Lee, E. Park, Hyun-Min Kim, Kitae Lee, Byung-Gook Park\",\"doi\":\"10.23919/ELINFOCOM.2018.8330548\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, performance degradation of Si1−xGex gate-all-around (GAA) Field-Effect Transistor (FET) depending on interface trap position was investigated through TCAD simulations. Interface traps were located at three different points along the channel. Parameters such as hole mobility and energy band were analyzed to understand the effects of partially generated interface traps by unstable GeOx.\",\"PeriodicalId\":413646,\"journal\":{\"name\":\"2018 International Conference on Electronics, Information, and Communication (ICEIC)\",\"volume\":\"101 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1900-01-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 International Conference on Electronics, Information, and Communication (ICEIC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.23919/ELINFOCOM.2018.8330548\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 International Conference on Electronics, Information, and Communication (ICEIC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.23919/ELINFOCOM.2018.8330548","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Simulation study on influence of interface trap position in Sii-xGex Gate-All-Around (GAA) field-effect transistor
In this paper, performance degradation of Si1−xGex gate-all-around (GAA) Field-Effect Transistor (FET) depending on interface trap position was investigated through TCAD simulations. Interface traps were located at three different points along the channel. Parameters such as hole mobility and energy band were analyzed to understand the effects of partially generated interface traps by unstable GeOx.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
