一种新型的高空间分辨率全数字粒子探测器

Matthiew Franks, N. Massari, L. Parmesan, G. Casse
{"title":"一种新型的高空间分辨率全数字粒子探测器","authors":"Matthiew Franks, N. Massari, L. Parmesan, G. Casse","doi":"10.1109/prime55000.2022.9816828","DOIUrl":null,"url":null,"abstract":"In the presented paper we describe an innovative pixel topology designed for particle tracking. The proposed approach is based on a fully digital concept. When ionising particles traverse detector material, charges collected by the pixel are converted to a single bit to obtain a binary image. This digital approach allows a simplified pixel schematic to be used, reducing the pixel size to 2.5 μm × 2.5 μm and optimises the power consumption and the speed of the readout. An array of 256×256 pixels have been fabricated in a 65 nm standard CMOS technology as a proof of concept. Preliminary results on pixel performance are reported, demonstrating the potential of the approach.","PeriodicalId":142196,"journal":{"name":"2022 17th Conference on Ph.D Research in Microelectronics and Electronics (PRIME)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-06-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A novel fully digital particle detector with high spatial resolution\",\"authors\":\"Matthiew Franks, N. Massari, L. Parmesan, G. Casse\",\"doi\":\"10.1109/prime55000.2022.9816828\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In the presented paper we describe an innovative pixel topology designed for particle tracking. The proposed approach is based on a fully digital concept. When ionising particles traverse detector material, charges collected by the pixel are converted to a single bit to obtain a binary image. This digital approach allows a simplified pixel schematic to be used, reducing the pixel size to 2.5 μm × 2.5 μm and optimises the power consumption and the speed of the readout. An array of 256×256 pixels have been fabricated in a 65 nm standard CMOS technology as a proof of concept. Preliminary results on pixel performance are reported, demonstrating the potential of the approach.\",\"PeriodicalId\":142196,\"journal\":{\"name\":\"2022 17th Conference on Ph.D Research in Microelectronics and Electronics (PRIME)\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-06-12\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2022 17th Conference on Ph.D Research in Microelectronics and Electronics (PRIME)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/prime55000.2022.9816828\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 17th Conference on Ph.D Research in Microelectronics and Electronics (PRIME)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/prime55000.2022.9816828","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

在本文中,我们描述了一种用于粒子跟踪的创新像素拓扑。所提出的方法是基于一个完全数字化的概念。当电离粒子穿过探测器材料时,由像素收集的电荷被转换为单个比特以获得二值图像。这种数字方法允许使用简化的像素原理图,将像素尺寸减小到2.5 μm × 2.5 μm,并优化功耗和读出速度。在65纳米标准CMOS技术中制造了256×256像素阵列作为概念验证。报告了像素性能的初步结果,证明了该方法的潜力。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A novel fully digital particle detector with high spatial resolution
In the presented paper we describe an innovative pixel topology designed for particle tracking. The proposed approach is based on a fully digital concept. When ionising particles traverse detector material, charges collected by the pixel are converted to a single bit to obtain a binary image. This digital approach allows a simplified pixel schematic to be used, reducing the pixel size to 2.5 μm × 2.5 μm and optimises the power consumption and the speed of the readout. An array of 256×256 pixels have been fabricated in a 65 nm standard CMOS technology as a proof of concept. Preliminary results on pixel performance are reported, demonstrating the potential of the approach.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Using Formal Methods to Evaluate Hardware Reliability in the Presence of Soft Errors Leaky Integrate-and-Fire Neuron with a Refractory Period Mechanism for Invariant Spikes Phase-change memory cells characterization in an analog in-memory computing perspective Analysis of Current-Reuse and Split-Voltage Topology for Biomedical Amplifier Arrays Influence of Amplitude and Phase Imbalance on a Y-band Bootstrapped Frequency Doubler using 130-nm SiGe Technology
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1