各种低功耗亚纳秒双极集成电路的优化与比较

ESSCIRC 80: 6th European Solid State Circuits Conference Pub Date : 1980-09-01 DOI:10.1109/ESSCIRC.1980.5468769

R. Ranfft, H. Rein

{"title":"各种低功耗亚纳秒双极集成电路的优化与比较","authors":"R. Ranfft, H. Rein","doi":"10.1109/ESSCIRC.1980.5468769","DOIUrl":null,"url":null,"abstract":"A simple rapidly converging optimization routine for non saturated digital IC's is described. It yields the minimum delay for a given power dissipation per gate by varying easily controllable technological parameters. The basic gates of various circuit techniques are compared using this routine.","PeriodicalId":168272,"journal":{"name":"ESSCIRC 80: 6th European Solid State Circuits Conference","volume":"115 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1980-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"Optimization and Comparison of Various Subnanosecond Bipolar IC's with Low Power Dissipation\",\"authors\":\"R. Ranfft, H. Rein\",\"doi\":\"10.1109/ESSCIRC.1980.5468769\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A simple rapidly converging optimization routine for non saturated digital IC's is described. It yields the minimum delay for a given power dissipation per gate by varying easily controllable technological parameters. The basic gates of various circuit techniques are compared using this routine.\",\"PeriodicalId\":168272,\"journal\":{\"name\":\"ESSCIRC 80: 6th European Solid State Circuits Conference\",\"volume\":\"115 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1980-09-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"ESSCIRC 80: 6th European Solid State Circuits Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ESSCIRC.1980.5468769\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"ESSCIRC 80: 6th European Solid State Circuits Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSCIRC.1980.5468769","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 4

摘要

介绍了一种简单的非饱和数字集成电路快速收敛优化程序。它通过改变易于控制的技术参数，在给定的每门功耗下产生最小的延迟。使用此程序对各种电路技术的基本门进行了比较。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

Optimization and Comparison of Various Subnanosecond Bipolar IC's with Low Power Dissipation

A simple rapidly converging optimization routine for non saturated digital IC's is described. It yields the minimum delay for a given power dissipation per gate by varying easily controllable technological parameters. The basic gates of various circuit techniques are compared using this routine.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

ESSCIRC 80: 6th European Solid State Circuits Conference

自引率

0.00%

发文量

期刊最新文献

Chip Design in an Advanced CMOS Technology High Speed High Density Poly I2L Subscribers' Connection Units (S.C.U.) PER-Channel CODEC/Filter A 1.5 V, Single-Supply, One-Transistor CMOS EEPROM