一个3v CMOS四频谱ADSL CPE模拟前端与5v集成线路驱动器

2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519) Pub Date : 2004-09-13 DOI:10.1109/ISSCC.2004.1332766

R. Hogervorst, B. Tourette, N. Monier, O. Metayer, E. Afifi, J.-C. Delefosse, J. Michel

{"title":"一个3v CMOS四频谱ADSL CPE模拟前端与5v集成线路驱动器","authors":"R. Hogervorst, B. Tourette, N. Monier, O. Metayer, E. Afifi, J.-C. Delefosse, J. Michel","doi":"10.1109/ISSCC.2004.1332766","DOIUrl":null,"url":null,"abstract":"The analog front-end (AFE) for ADSL customer premise equipment (CPE) permits quad-spectrum down-stream (138 kHz to 3.75 MHz). The AFE includes a 5 V line driver in a standard 0.18 /spl mu/m 3 V CMOS process. The receive path contains an ADC with an 80 dB SNDR over 3.75 MHz bandwidth. Down-stream data rates of more than 50 Mb/s are measured on short loops.","PeriodicalId":273317,"journal":{"name":"2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)","volume":"41 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-09-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":"{\"title\":\"A 3 V CMOS quad-spectrum ADSL CPE analog front-end with 5 V integrated line driver\",\"authors\":\"R. Hogervorst, B. Tourette, N. Monier, O. Metayer, E. Afifi, J.-C. Delefosse, J. Michel\",\"doi\":\"10.1109/ISSCC.2004.1332766\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The analog front-end (AFE) for ADSL customer premise equipment (CPE) permits quad-spectrum down-stream (138 kHz to 3.75 MHz). The AFE includes a 5 V line driver in a standard 0.18 /spl mu/m 3 V CMOS process. The receive path contains an ADC with an 80 dB SNDR over 3.75 MHz bandwidth. Down-stream data rates of more than 50 Mb/s are measured on short loops.\",\"PeriodicalId\":273317,\"journal\":{\"name\":\"2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)\",\"volume\":\"41 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2004-09-13\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"7\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISSCC.2004.1332766\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC.2004.1332766","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 7

摘要

ADSL客户端设备(CPE)的模拟前端(AFE)允许四频谱下行(138 kHz至3.75 MHz)。该AFE包括一个5v线路驱动器，采用标准的0.18 /spl mu/m 3v CMOS工艺。接收路径包含一个ADC, SNDR为80 dB，带宽为3.75 MHz。在短环路上测量的下行数据速率超过50 Mb/s。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

A 3 V CMOS quad-spectrum ADSL CPE analog front-end with 5 V integrated line driver

The analog front-end (AFE) for ADSL customer premise equipment (CPE) permits quad-spectrum down-stream (138 kHz to 3.75 MHz). The AFE includes a 5 V line driver in a standard 0.18 /spl mu/m 3 V CMOS process. The receive path contains an ADC with an 80 dB SNDR over 3.75 MHz bandwidth. Down-stream data rates of more than 50 Mb/s are measured on short loops.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)

自引率

0.00%

发文量

期刊最新文献

Dynamic voltage and frequency management for a low-power embedded microprocessor Burst-mode receiver for 1.25Gb/s Ethernet PON with AGC and internally created reset signal 7th-order low-voltage CMOS POTS/ADSL splitter for DSL access multiplexer size reduction A 43Gb/s 2:1 selector IC in 90nm CMOS technology A 20GHz VCO with 5GHz tuning range in 0.25 /spl mu/m SiGe BiCMOS