高k nmosfet中快速和慢速电荷捕获/去捕获过程

D. Heh, R. Choi, C. Young, G. Bersuker
{"title":"高k nmosfet中快速和慢速电荷捕获/去捕获过程","authors":"D. Heh, R. Choi, C. Young, G. Bersuker","doi":"10.1109/IRWS.2006.305224","DOIUrl":null,"url":null,"abstract":"A single pulse technique with a wide range of pulse times has been applied to study trap charging and discharging mechanisms in nMOSFET high-k devices. It is shown that both charging and discharging are controlled by two distinctive processes with different characteristic times. A proposed characterization methodology, which separates the relaxation effects associated with the fast transient charging/discharging processes, allows extracting the intrinsic dependence of threshold voltage on stress time","PeriodicalId":199223,"journal":{"name":"2006 IEEE International Integrated Reliability Workshop Final Report","volume":"70 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"10","resultStr":"{\"title\":\"Fast and slow charge trapping/detrapping processes in high-k nMOSFETs\",\"authors\":\"D. Heh, R. Choi, C. Young, G. Bersuker\",\"doi\":\"10.1109/IRWS.2006.305224\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A single pulse technique with a wide range of pulse times has been applied to study trap charging and discharging mechanisms in nMOSFET high-k devices. It is shown that both charging and discharging are controlled by two distinctive processes with different characteristic times. A proposed characterization methodology, which separates the relaxation effects associated with the fast transient charging/discharging processes, allows extracting the intrinsic dependence of threshold voltage on stress time\",\"PeriodicalId\":199223,\"journal\":{\"name\":\"2006 IEEE International Integrated Reliability Workshop Final Report\",\"volume\":\"70 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-10-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"10\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2006 IEEE International Integrated Reliability Workshop Final Report\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IRWS.2006.305224\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2006 IEEE International Integrated Reliability Workshop Final Report","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IRWS.2006.305224","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 10

摘要

一种具有宽脉冲时间范围的单脉冲技术已被应用于研究nMOSFET高k器件的陷阱充放电机制。结果表明,充放电都是由具有不同特征时间的两个不同过程控制的。提出了一种表征方法,该方法分离了与快速瞬态充放电过程相关的松弛效应,从而可以提取阈值电压对应力时间的内在依赖性
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Fast and slow charge trapping/detrapping processes in high-k nMOSFETs
A single pulse technique with a wide range of pulse times has been applied to study trap charging and discharging mechanisms in nMOSFET high-k devices. It is shown that both charging and discharging are controlled by two distinctive processes with different characteristic times. A proposed characterization methodology, which separates the relaxation effects associated with the fast transient charging/discharging processes, allows extracting the intrinsic dependence of threshold voltage on stress time
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Product Reliability Trends, Derating Considerations and Failure Mechanisms with Scaled CMOS Lithography CD Variation effects on LFNDMOS Transistor Hot-Carrier Degradation Study of Electrically Programmable Fuses through Series of I-V Measurements A Critical Failure Source in 65nm-MLC NOR Flash Memory Incorporating Co-Salicidation Process Modeling of Dispersive Transport in the Context of Negative Bias Temperature Instability
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1