时钟半浮栅超低压对称双向电流反射镜

Y. Berg, O. Mirmotahari
{"title":"时钟半浮栅超低压对称双向电流反射镜","authors":"Y. Berg, O. Mirmotahari","doi":"10.1109/SOCCON.2009.5398034","DOIUrl":null,"url":null,"abstract":"In this paper we present a low voltage symmetric and bidirectional current mirror based on clocked semi-floating-gate (CSFG) transistors used in low-voltage digital CMOS circuits [1]. By imposing offsets to semi-floating-gate nodes the current level may be increased while maintaining a very low supply voltage. The offset voltages are used to shift the effective threshold voltage of the evaluating transistors. The proposed current mirror can operate at supply voltages below 200mV. The simulated data presented are obtained using the Spectre simulator provided by Cadence and valid for a 90nm CMOS process.","PeriodicalId":303505,"journal":{"name":"2009 IEEE International SOC Conference (SOCC)","volume":"212 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2009-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"Clocked semi-floating-gate ultra low-voltage symmetric and bidirectional current mirror\",\"authors\":\"Y. Berg, O. Mirmotahari\",\"doi\":\"10.1109/SOCCON.2009.5398034\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper we present a low voltage symmetric and bidirectional current mirror based on clocked semi-floating-gate (CSFG) transistors used in low-voltage digital CMOS circuits [1]. By imposing offsets to semi-floating-gate nodes the current level may be increased while maintaining a very low supply voltage. The offset voltages are used to shift the effective threshold voltage of the evaluating transistors. The proposed current mirror can operate at supply voltages below 200mV. The simulated data presented are obtained using the Spectre simulator provided by Cadence and valid for a 90nm CMOS process.\",\"PeriodicalId\":303505,\"journal\":{\"name\":\"2009 IEEE International SOC Conference (SOCC)\",\"volume\":\"212 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2009-09-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2009 IEEE International SOC Conference (SOCC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SOCCON.2009.5398034\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2009 IEEE International SOC Conference (SOCC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SOCCON.2009.5398034","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

摘要

本文提出了一种基于时钟半浮栅(CSFG)晶体管的低压对称双向电流反射镜,用于低压数字CMOS电路[1]。通过对半浮栅节点施加偏置,可以在保持非常低的电源电压的同时增加电流水平。偏置电压用来移动评估晶体管的有效阈值电压。所提出的电流反射镜可以在低于200mV的电源电压下工作。本文给出的模拟数据是使用Cadence提供的Spectre模拟器获得的,并且对90nm CMOS工艺有效。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Clocked semi-floating-gate ultra low-voltage symmetric and bidirectional current mirror
In this paper we present a low voltage symmetric and bidirectional current mirror based on clocked semi-floating-gate (CSFG) transistors used in low-voltage digital CMOS circuits [1]. By imposing offsets to semi-floating-gate nodes the current level may be increased while maintaining a very low supply voltage. The offset voltages are used to shift the effective threshold voltage of the evaluating transistors. The proposed current mirror can operate at supply voltages below 200mV. The simulated data presented are obtained using the Spectre simulator provided by Cadence and valid for a 90nm CMOS process.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A novel high-efficiency partial-parallel context modeling architecture for EBCOT in JPEG2000 Low-distortion double-sampling ΔΣ ADC using a direct-charge-transfer adder Low power RS codec using cell-based reconfigurable processor Correlating op-amp circuit noise with device flicker (1/f) noise for analog design applications RF-MEMS resonator design for parameter characterization
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1