Supreet Jeloka, B. Cline, Shidhartha Das, Benoît Labbé, Alejandro Rico, R. Herberholz, Javier A. DeLaCruz, R. Mathur, S. Hung
{"title":"3D集成电路系统技术协同优化与设计挑战","authors":"Supreet Jeloka, B. Cline, Shidhartha Das, Benoît Labbé, Alejandro Rico, R. Herberholz, Javier A. DeLaCruz, R. Mathur, S. Hung","doi":"10.1109/CICC53496.2022.9772831","DOIUrl":null,"url":null,"abstract":"As Moore's law fades and scaling of logic, memory and interconnects diverge, 3D integration technologies have become one of the primary approaches to maintaining performance gains in SoCs and SiPs. To fully exploit the system-level performance gains from 3D, we need to co-optimize the 3D system design for the 3D integration technology used, as well as solve the major physical design challenges of system partitioning, power delivery, thermals, and timing for 3D ICs. In this paper we will cover the system technology co-optimization and design challenges for 3D ICs from high-performance 3D CPU to many-core 3D system design.","PeriodicalId":415990,"journal":{"name":"2022 IEEE Custom Integrated Circuits Conference (CICC)","volume":"30 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-04-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"System technology co-optimization and design challenges for 3D IC\",\"authors\":\"Supreet Jeloka, B. Cline, Shidhartha Das, Benoît Labbé, Alejandro Rico, R. Herberholz, Javier A. DeLaCruz, R. Mathur, S. Hung\",\"doi\":\"10.1109/CICC53496.2022.9772831\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"As Moore's law fades and scaling of logic, memory and interconnects diverge, 3D integration technologies have become one of the primary approaches to maintaining performance gains in SoCs and SiPs. To fully exploit the system-level performance gains from 3D, we need to co-optimize the 3D system design for the 3D integration technology used, as well as solve the major physical design challenges of system partitioning, power delivery, thermals, and timing for 3D ICs. In this paper we will cover the system technology co-optimization and design challenges for 3D ICs from high-performance 3D CPU to many-core 3D system design.\",\"PeriodicalId\":415990,\"journal\":{\"name\":\"2022 IEEE Custom Integrated Circuits Conference (CICC)\",\"volume\":\"30 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-04-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2022 IEEE Custom Integrated Circuits Conference (CICC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CICC53496.2022.9772831\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 IEEE Custom Integrated Circuits Conference (CICC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CICC53496.2022.9772831","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
System technology co-optimization and design challenges for 3D IC
As Moore's law fades and scaling of logic, memory and interconnects diverge, 3D integration technologies have become one of the primary approaches to maintaining performance gains in SoCs and SiPs. To fully exploit the system-level performance gains from 3D, we need to co-optimize the 3D system design for the 3D integration technology used, as well as solve the major physical design challenges of system partitioning, power delivery, thermals, and timing for 3D ICs. In this paper we will cover the system technology co-optimization and design challenges for 3D ICs from high-performance 3D CPU to many-core 3D system design.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
