应用于1位全加法器的MTJ读写控制电路

Yuehong Gong, Min Luo, Chenxu Wang
{"title":"应用于1位全加法器的MTJ读写控制电路","authors":"Yuehong Gong, Min Luo, Chenxu Wang","doi":"10.1145/3475971.3475976","DOIUrl":null,"url":null,"abstract":"To solve spin transfer torque magnetic random access memory ( STT-MRAM ) “writing” problem in practical application, an MTJ reading and writing control circuit for one bit full adder is proposed. In this circuit, logic gate circuit combined with control timing sequence are used to control \"reading\" and \"writing\" time of MTJ device in full adder. Applying the control circuit, full-adder can be switched between reading and writing mode, MTJ can be written in reliably, and the normal function of full adder will not be affected. Simulation results show that, under the control of the circuit, writing to MTJ can be achieved effectively while the function of full adder can be realized. Compared with traditional device, applying MTJ can greatly reduce system power consumption without writing.","PeriodicalId":337890,"journal":{"name":"Proceedings of the 3rd International Electronics Communication Conference","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2021-07-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"An MTJ reading and writing control circuit applied in a 1-bit full adder\",\"authors\":\"Yuehong Gong, Min Luo, Chenxu Wang\",\"doi\":\"10.1145/3475971.3475976\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"To solve spin transfer torque magnetic random access memory ( STT-MRAM ) “writing” problem in practical application, an MTJ reading and writing control circuit for one bit full adder is proposed. In this circuit, logic gate circuit combined with control timing sequence are used to control \\\"reading\\\" and \\\"writing\\\" time of MTJ device in full adder. Applying the control circuit, full-adder can be switched between reading and writing mode, MTJ can be written in reliably, and the normal function of full adder will not be affected. Simulation results show that, under the control of the circuit, writing to MTJ can be achieved effectively while the function of full adder can be realized. Compared with traditional device, applying MTJ can greatly reduce system power consumption without writing.\",\"PeriodicalId\":337890,\"journal\":{\"name\":\"Proceedings of the 3rd International Electronics Communication Conference\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-07-08\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the 3rd International Electronics Communication Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1145/3475971.3475976\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 3rd International Electronics Communication Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1145/3475971.3475976","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

为解决自旋传递转矩磁随机存储器(STT-MRAM)在实际应用中的“写入”问题,提出了一种位满加法器的MTJ读写控制电路。该电路采用逻辑门电路结合控制时序来控制全加法器中MTJ器件的“读”和“写”时间。应用该控制电路,可以实现全加法器的读写切换,可靠地写入MTJ,不影响全加法器的正常工作。仿真结果表明,在该电路的控制下,可以有效地实现对MTJ的写入,同时可以实现全加法器的功能。与传统器件相比,采用MTJ可以在不写入的情况下大大降低系统功耗。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
An MTJ reading and writing control circuit applied in a 1-bit full adder
To solve spin transfer torque magnetic random access memory ( STT-MRAM ) “writing” problem in practical application, an MTJ reading and writing control circuit for one bit full adder is proposed. In this circuit, logic gate circuit combined with control timing sequence are used to control "reading" and "writing" time of MTJ device in full adder. Applying the control circuit, full-adder can be switched between reading and writing mode, MTJ can be written in reliably, and the normal function of full adder will not be affected. Simulation results show that, under the control of the circuit, writing to MTJ can be achieved effectively while the function of full adder can be realized. Compared with traditional device, applying MTJ can greatly reduce system power consumption without writing.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
ICT and Thai Economic Growth Nexus in the Bayesian VAR Model An MTJ reading and writing control circuit applied in a 1-bit full adder Factors Influencing Working Stress Of Operative Employees: A Case Of Automotive Industry In Ladkrabang Estate A Secure Authentication Protocol with Performance Enhancements for 4G LTE/LTE-A Wireless Networks Proceedings of the 3rd International Electronics Communication Conference
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1