标准将如何实现硬件/软件协同设计

M. Genoe, C. Lennard, J. Kunkel, B. Bailey, G. D. Jong, G. Martin, M. Hashmi, Shay Ben-Chorin, A. Haverinen
{"title":"标准将如何实现硬件/软件协同设计","authors":"M. Genoe, C. Lennard, J. Kunkel, B. Bailey, G. D. Jong, G. Martin, M. Hashmi, Shay Ben-Chorin, A. Haverinen","doi":"10.1145/301177.301535","DOIUrl":null,"url":null,"abstract":"Reuse of Intellectual Property (IP), or Virtual Components (VCs), from different internal and external sources in Systems-on-Chip, allows companies to focus the R&D to their own core competencies, and to effectively use other companies' specialized expertise for other parts. Such a model can only work if there the microelectronics system industry worldwide can establish an unified vision with a set of open technical standards. This view is quite similar to design practices at the board level today. However, the complexities of future systems-on-chips will largely exceed the ones that we currently know at a board. Moreover, prototypes require costly silicon runs, less signals are visible for probing, less debugging facilities are available, and it will be much more difficult to analyze possible problems when combining several components. Therefore, these virtual components need specific models, to analyse, compare, debug and validate complete system chips and all their interfaces before processing the real silicon, but already starting in the early design phases. This is what is meant today with 'Virtual Prototyping'.","PeriodicalId":220509,"journal":{"name":"International Symposium on Hardware/Software Codesign","volume":"130 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1999-03-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"How standards will enable hardware/software co-design\",\"authors\":\"M. Genoe, C. Lennard, J. Kunkel, B. Bailey, G. D. Jong, G. Martin, M. Hashmi, Shay Ben-Chorin, A. Haverinen\",\"doi\":\"10.1145/301177.301535\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Reuse of Intellectual Property (IP), or Virtual Components (VCs), from different internal and external sources in Systems-on-Chip, allows companies to focus the R&D to their own core competencies, and to effectively use other companies' specialized expertise for other parts. Such a model can only work if there the microelectronics system industry worldwide can establish an unified vision with a set of open technical standards. This view is quite similar to design practices at the board level today. However, the complexities of future systems-on-chips will largely exceed the ones that we currently know at a board. Moreover, prototypes require costly silicon runs, less signals are visible for probing, less debugging facilities are available, and it will be much more difficult to analyze possible problems when combining several components. Therefore, these virtual components need specific models, to analyse, compare, debug and validate complete system chips and all their interfaces before processing the real silicon, but already starting in the early design phases. This is what is meant today with 'Virtual Prototyping'.\",\"PeriodicalId\":220509,\"journal\":{\"name\":\"International Symposium on Hardware/Software Codesign\",\"volume\":\"130 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1999-03-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"International Symposium on Hardware/Software Codesign\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1145/301177.301535\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Symposium on Hardware/Software Codesign","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1145/301177.301535","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

在片上系统中重用来自不同内部和外部来源的知识产权(IP)或虚拟组件(VCs),使公司能够将研发重点放在自己的核心竞争力上,并有效地利用其他公司的专业知识来开发其他部件。只有在全球微电子系统行业能够建立一套开放技术标准的统一愿景的情况下,这种模式才能发挥作用。这种观点与今天董事会层面的设计实践非常相似。然而,未来的片上系统的复杂性将大大超过我们目前所知道的板上系统。此外,原型需要昂贵的硅运行,用于探测的可见信号更少,可用的调试设备更少,并且在组合多个组件时分析可能出现的问题要困难得多。因此,这些虚拟组件需要特定的模型,在处理真正的硅之前分析、比较、调试和验证完整的系统芯片及其所有接口,但在早期设计阶段就已经开始了。这就是今天所说的“虚拟原型”。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
How standards will enable hardware/software co-design
Reuse of Intellectual Property (IP), or Virtual Components (VCs), from different internal and external sources in Systems-on-Chip, allows companies to focus the R&D to their own core competencies, and to effectively use other companies' specialized expertise for other parts. Such a model can only work if there the microelectronics system industry worldwide can establish an unified vision with a set of open technical standards. This view is quite similar to design practices at the board level today. However, the complexities of future systems-on-chips will largely exceed the ones that we currently know at a board. Moreover, prototypes require costly silicon runs, less signals are visible for probing, less debugging facilities are available, and it will be much more difficult to analyze possible problems when combining several components. Therefore, these virtual components need specific models, to analyse, compare, debug and validate complete system chips and all their interfaces before processing the real silicon, but already starting in the early design phases. This is what is meant today with 'Virtual Prototyping'.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Generating mixing hardware/software systems from SDL specifications CODES and co-design: a look back and a look forward Area-efficient buffer binding based on a novel two-port FIFO structure How standards will enable hardware/software co-design Communication refinement in video systems on chip
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1