S. Berto, S. Bolognani, M. Ceschia, A. Paccagnella, M. Zigliotto
{"title":"基于fpga的随机PWM实时死区补偿","authors":"S. Berto, S. Bolognani, M. Ceschia, A. Paccagnella, M. Zigliotto","doi":"10.1109/PESC.2003.1218108","DOIUrl":null,"url":null,"abstract":"This paper presents the implementation on a field programmable gate array (FPGA) of a space vector modulator (SVM) for a voltage inverter, as an approach to the design of reusable and reconfigurable control software for electric drives. In electric drives control, a traditional \"main-program-and-subroutine\" architecture involves several software issues that must be re-considered at any hardware platform change. The paper describes the first step of a process whose target is the creation of a library of optimised VHDL modules that incorporates the best expertise on each part of the drive. Due to FPGA structure, the portability is intrinsic and also the flexibility will be preserved, since all new solutions can be evaluated and included in the library. Experimental results, carried on a three-phase voltage inverter, are used to highlight potentials and pitfalls of the proposed approach.","PeriodicalId":236199,"journal":{"name":"IEEE 34th Annual Conference on Power Electronics Specialist, 2003. PESC '03.","volume":"12 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2003-06-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"19","resultStr":"{\"title\":\"FPGA-based random PWM with real-time dead time compensation\",\"authors\":\"S. Berto, S. Bolognani, M. Ceschia, A. Paccagnella, M. Zigliotto\",\"doi\":\"10.1109/PESC.2003.1218108\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents the implementation on a field programmable gate array (FPGA) of a space vector modulator (SVM) for a voltage inverter, as an approach to the design of reusable and reconfigurable control software for electric drives. In electric drives control, a traditional \\\"main-program-and-subroutine\\\" architecture involves several software issues that must be re-considered at any hardware platform change. The paper describes the first step of a process whose target is the creation of a library of optimised VHDL modules that incorporates the best expertise on each part of the drive. Due to FPGA structure, the portability is intrinsic and also the flexibility will be preserved, since all new solutions can be evaluated and included in the library. Experimental results, carried on a three-phase voltage inverter, are used to highlight potentials and pitfalls of the proposed approach.\",\"PeriodicalId\":236199,\"journal\":{\"name\":\"IEEE 34th Annual Conference on Power Electronics Specialist, 2003. PESC '03.\",\"volume\":\"12 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2003-06-15\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"19\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE 34th Annual Conference on Power Electronics Specialist, 2003. PESC '03.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/PESC.2003.1218108\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE 34th Annual Conference on Power Electronics Specialist, 2003. PESC '03.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/PESC.2003.1218108","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
FPGA-based random PWM with real-time dead time compensation
This paper presents the implementation on a field programmable gate array (FPGA) of a space vector modulator (SVM) for a voltage inverter, as an approach to the design of reusable and reconfigurable control software for electric drives. In electric drives control, a traditional "main-program-and-subroutine" architecture involves several software issues that must be re-considered at any hardware platform change. The paper describes the first step of a process whose target is the creation of a library of optimised VHDL modules that incorporates the best expertise on each part of the drive. Due to FPGA structure, the portability is intrinsic and also the flexibility will be preserved, since all new solutions can be evaluated and included in the library. Experimental results, carried on a three-phase voltage inverter, are used to highlight potentials and pitfalls of the proposed approach.