超低功耗,高PSRR CMOS负反馈基准电压

Yanhan Zeng, Yu-Ao Liu, Xin Zhang, Hongzhou Tan
{"title":"超低功耗,高PSRR CMOS负反馈基准电压","authors":"Yanhan Zeng, Yu-Ao Liu, Xin Zhang, Hongzhou Tan","doi":"10.1049/iet-cds.2016.0452","DOIUrl":null,"url":null,"abstract":"Based on negative feedback technique, a complementary metal-oxide semiconductor (CMOS) voltage reference with ultra-low-power, low supply voltage and high-power supply rejection ratio (PSRR) is proposed and simulated using a 0.18 standard micrometre CMOS technology. The operating supply voltage ranges from 0.85 V to 2.5 V and the temperature ranges from -20°C to 80°C. The voltage reference can achieve a temperature coefficient of 16.3 ppm/°C and line sensitivity as low as 0.086 ppm/V, without the use of resistors or special devices, consuming 202 nA current at 27°C. Besides, the PSRR is only -113 dB at 1 Hz, -64 dB at 1 kHz, respectively.","PeriodicalId":120076,"journal":{"name":"IET Circuits Devices Syst.","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2017-11-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"12","resultStr":"{\"title\":\"Ultra-low-power, high PSRR CMOS voltage reference with negative feedback\",\"authors\":\"Yanhan Zeng, Yu-Ao Liu, Xin Zhang, Hongzhou Tan\",\"doi\":\"10.1049/iet-cds.2016.0452\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Based on negative feedback technique, a complementary metal-oxide semiconductor (CMOS) voltage reference with ultra-low-power, low supply voltage and high-power supply rejection ratio (PSRR) is proposed and simulated using a 0.18 standard micrometre CMOS technology. The operating supply voltage ranges from 0.85 V to 2.5 V and the temperature ranges from -20°C to 80°C. The voltage reference can achieve a temperature coefficient of 16.3 ppm/°C and line sensitivity as low as 0.086 ppm/V, without the use of resistors or special devices, consuming 202 nA current at 27°C. Besides, the PSRR is only -113 dB at 1 Hz, -64 dB at 1 kHz, respectively.\",\"PeriodicalId\":120076,\"journal\":{\"name\":\"IET Circuits Devices Syst.\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2017-11-20\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"12\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IET Circuits Devices Syst.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1049/iet-cds.2016.0452\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IET Circuits Devices Syst.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1049/iet-cds.2016.0452","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 12

摘要

基于负反馈技术,提出了一种超低功耗、低电源电压和高电源抑制比(PSRR)的互补金属氧化物半导体(CMOS)基准电压,并采用0.18标准微米CMOS技术进行了仿真。工作电压范围:0.85 V ~ 2.5 V,工作温度范围:-20℃~ 80℃。该基准电压可实现16.3 ppm/°C的温度系数和低至0.086 ppm/V的线路灵敏度,无需使用电阻或特殊器件,在27°C下消耗202na电流。此外,PSRR在1hz时仅为-113 dB,在1khz时为-64 dB。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Ultra-low-power, high PSRR CMOS voltage reference with negative feedback
Based on negative feedback technique, a complementary metal-oxide semiconductor (CMOS) voltage reference with ultra-low-power, low supply voltage and high-power supply rejection ratio (PSRR) is proposed and simulated using a 0.18 standard micrometre CMOS technology. The operating supply voltage ranges from 0.85 V to 2.5 V and the temperature ranges from -20°C to 80°C. The voltage reference can achieve a temperature coefficient of 16.3 ppm/°C and line sensitivity as low as 0.086 ppm/V, without the use of resistors or special devices, consuming 202 nA current at 27°C. Besides, the PSRR is only -113 dB at 1 Hz, -64 dB at 1 kHz, respectively.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A low-offset low-power and high-speed dynamic latch comparator with a preamplifier-enhanced stage Embedding delay-based physical unclonable functions in networks-on-chip Design of 10T SRAM cell with improved read performance and expanded write margin On the applicability of two-bit carbon nanotube through-silicon via for power distribution networks in 3-D integrated circuits Analytical model and simulation-based analysis of a work function engineered triple metal tunnel field-effect transistor device showing excellent device performance
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1