具有前置放大器增强级的低偏置低功率高速动态锁存器比较器

Jérôme Folla Kamdem, M. Crespo, W. T. Evariste, M. Bhuiyan, A. Cicuttin, E. Bernard, M. Reaz
{"title":"具有前置放大器增强级的低偏置低功率高速动态锁存器比较器","authors":"Jérôme Folla Kamdem, M. Crespo, W. T. Evariste, M. Bhuiyan, A. Cicuttin, E. Bernard, M. Reaz","doi":"10.1049/cds2.12008","DOIUrl":null,"url":null,"abstract":"Department of Physics, Laboratory of Energy, Electrical and Electronics Systems, University of Yaoundé I, Yaoundé, Cameroon Multidisciplinary Laboratory (MLAB), International Centre for Theoretical Physics (ICTP), Trieste, Italy Department of Physics, Laboratory of Electronics and Automatics, University of Douala, Douala, Cameroon Electrical and Electronics Engineering, Xiamen University Malaysia, Sepang, Selangor, Malaysia Electrical, Electronic and Systems Engineering, Universiti Kebangsaan Malaysia, Bangi, Selangor, Malaysia","PeriodicalId":120076,"journal":{"name":"IET Circuits Devices Syst.","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2020-12-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"19","resultStr":"{\"title\":\"A low-offset low-power and high-speed dynamic latch comparator with a preamplifier-enhanced stage\",\"authors\":\"Jérôme Folla Kamdem, M. Crespo, W. T. Evariste, M. Bhuiyan, A. Cicuttin, E. Bernard, M. Reaz\",\"doi\":\"10.1049/cds2.12008\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Department of Physics, Laboratory of Energy, Electrical and Electronics Systems, University of Yaoundé I, Yaoundé, Cameroon Multidisciplinary Laboratory (MLAB), International Centre for Theoretical Physics (ICTP), Trieste, Italy Department of Physics, Laboratory of Electronics and Automatics, University of Douala, Douala, Cameroon Electrical and Electronics Engineering, Xiamen University Malaysia, Sepang, Selangor, Malaysia Electrical, Electronic and Systems Engineering, Universiti Kebangsaan Malaysia, Bangi, Selangor, Malaysia\",\"PeriodicalId\":120076,\"journal\":{\"name\":\"IET Circuits Devices Syst.\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-12-17\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"19\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IET Circuits Devices Syst.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1049/cds2.12008\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IET Circuits Devices Syst.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1049/cds2.12008","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 19

摘要

物理系,喀麦隆多学科实验室(MLAB),国际理论物理中心(ICTP),意大利的里雅斯特,杜阿拉大学,杜阿拉,喀麦隆电气与电子工程,马来西亚厦门大学,雪兰莪州雪邦,马来西亚电气、电子与系统工程,马来西亚Kebangsaan大学,马来西亚雪兰莪邦吉
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A low-offset low-power and high-speed dynamic latch comparator with a preamplifier-enhanced stage
Department of Physics, Laboratory of Energy, Electrical and Electronics Systems, University of Yaoundé I, Yaoundé, Cameroon Multidisciplinary Laboratory (MLAB), International Centre for Theoretical Physics (ICTP), Trieste, Italy Department of Physics, Laboratory of Electronics and Automatics, University of Douala, Douala, Cameroon Electrical and Electronics Engineering, Xiamen University Malaysia, Sepang, Selangor, Malaysia Electrical, Electronic and Systems Engineering, Universiti Kebangsaan Malaysia, Bangi, Selangor, Malaysia
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A low-offset low-power and high-speed dynamic latch comparator with a preamplifier-enhanced stage Embedding delay-based physical unclonable functions in networks-on-chip Design of 10T SRAM cell with improved read performance and expanded write margin On the applicability of two-bit carbon nanotube through-silicon via for power distribution networks in 3-D integrated circuits Analytical model and simulation-based analysis of a work function engineered triple metal tunnel field-effect transistor device showing excellent device performance
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1