2 mW 89 dB DR连续时间/spl Sigma//spl Delta/ ADC，增强了对宽带干扰的抗扰性

2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519) Pub Date : 2004-09-13 DOI:10.1109/ISSCC.2004.1332606

K. Philips, Peter Nuijten, R. Roovers, F. Muñoz, M. Tejero, A. Torralba

{"title":"2 mW 89 dB DR连续时间/spl Sigma//spl Delta/ ADC，增强了对宽带干扰的抗扰性","authors":"K. Philips, Peter Nuijten, R. Roovers, F. Muñoz, M. Tejero, A. Torralba","doi":"10.1109/ISSCC.2004.1332606","DOIUrl":null,"url":null,"abstract":"A continuous-time /spl Sigma//spl Delta/ ADC with merged channel filter and programmable-gain functionality is presented. Interferers above full-scale can be applied without jeopardizing reception of weak desired signals. The merged design occupies 0.14 mm/sup 2/ in 0.18 /spl mu/m CMOS, consumes 2 mW, and achieves 89 dB of dynamic range (DR) in a 1 MHz bandwidth.","PeriodicalId":273317,"journal":{"name":"2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)","volume":"25 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-09-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"19","resultStr":"{\"title\":\"A 2 mW 89 dB DR continuous-time /spl Sigma//spl Delta/ ADC with increased immunity to wide-band interferers\",\"authors\":\"K. Philips, Peter Nuijten, R. Roovers, F. Muñoz, M. Tejero, A. Torralba\",\"doi\":\"10.1109/ISSCC.2004.1332606\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A continuous-time /spl Sigma//spl Delta/ ADC with merged channel filter and programmable-gain functionality is presented. Interferers above full-scale can be applied without jeopardizing reception of weak desired signals. The merged design occupies 0.14 mm/sup 2/ in 0.18 /spl mu/m CMOS, consumes 2 mW, and achieves 89 dB of dynamic range (DR) in a 1 MHz bandwidth.\",\"PeriodicalId\":273317,\"journal\":{\"name\":\"2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)\",\"volume\":\"25 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2004-09-13\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"19\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISSCC.2004.1332606\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC.2004.1332606","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 19

摘要

提出了一种具有合并通道滤波器和可编程增益功能的连续时间/spl Sigma//spl Delta/ ADC。可以应用满量程以上的干扰，而不会影响弱所需信号的接收。合并后的设计在0.18 /spl μ m CMOS中占用0.14 mm/sup / /，功耗2 mW，在1mhz带宽下实现89 dB的动态范围(DR)。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

A 2 mW 89 dB DR continuous-time /spl Sigma//spl Delta/ ADC with increased immunity to wide-band interferers

A continuous-time /spl Sigma//spl Delta/ ADC with merged channel filter and programmable-gain functionality is presented. Interferers above full-scale can be applied without jeopardizing reception of weak desired signals. The merged design occupies 0.14 mm/sup 2/ in 0.18 /spl mu/m CMOS, consumes 2 mW, and achieves 89 dB of dynamic range (DR) in a 1 MHz bandwidth.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)

自引率

0.00%

发文量

期刊最新文献

Dynamic voltage and frequency management for a low-power embedded microprocessor Burst-mode receiver for 1.25Gb/s Ethernet PON with AGC and internally created reset signal 7th-order low-voltage CMOS POTS/ADSL splitter for DSL access multiplexer size reduction A 43Gb/s 2:1 selector IC in 90nm CMOS technology A 20GHz VCO with 5GHz tuning range in 0.25 /spl mu/m SiGe BiCMOS