用于1g波特全双工数据通信的Cmos串行链路

Kyeongho Lee, Sungjoon Kim, Gijung Ahn, D. Jeong
{"title":"用于1g波特全双工数据通信的Cmos串行链路","authors":"Kyeongho Lee, Sungjoon Kim, Gijung Ahn, D. Jeong","doi":"10.1109/VLSIC.1994.586248","DOIUrl":null,"url":null,"abstract":"This paper describes a CMOS serial link allowing fully duplexed 1 Gbaud serial data communication. The bidirectional serial link comprises a transmitter, a bidirectional bridge, an impedance matching circuit, a 4 GHz data oversampler, and a digital PLL. Fully duplexed serial data communication is realized by the bidirectional bridge and process- independent clock and data recovery is accomplished by the digital PLL. A single channel serial link and a charge pump PLL are integrated in a chip. The chip is fabricated using 1.2 pm CMOS process technology. INTRODUCTION Today, data rates become higher on various data communication fields. A high speed bidirectional serial link is a robust, low-cost solution to the high data rate requirements of chip-to-chip, board-to-board, and system- to-system communication. The bidirectional serial link can be applied to processor-to-processor communications, graphics super computers, and I-IDTV, which require the highest data rate, and also to various I/O channels, LANs, satellite, fiber data communications. This paper proposes a CMOS bidirectional serial link allowing fully duplexed data transfers at 1 Gbaud.","PeriodicalId":350730,"journal":{"name":"Proceedings of 1994 IEEE Symposium on VLSI Circuits","volume":"23 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1994-06-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"A Cmos Serial Link For 1 Gbaud Fully Duplexed Data Communication\",\"authors\":\"Kyeongho Lee, Sungjoon Kim, Gijung Ahn, D. Jeong\",\"doi\":\"10.1109/VLSIC.1994.586248\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper describes a CMOS serial link allowing fully duplexed 1 Gbaud serial data communication. The bidirectional serial link comprises a transmitter, a bidirectional bridge, an impedance matching circuit, a 4 GHz data oversampler, and a digital PLL. Fully duplexed serial data communication is realized by the bidirectional bridge and process- independent clock and data recovery is accomplished by the digital PLL. A single channel serial link and a charge pump PLL are integrated in a chip. The chip is fabricated using 1.2 pm CMOS process technology. INTRODUCTION Today, data rates become higher on various data communication fields. A high speed bidirectional serial link is a robust, low-cost solution to the high data rate requirements of chip-to-chip, board-to-board, and system- to-system communication. The bidirectional serial link can be applied to processor-to-processor communications, graphics super computers, and I-IDTV, which require the highest data rate, and also to various I/O channels, LANs, satellite, fiber data communications. This paper proposes a CMOS bidirectional serial link allowing fully duplexed data transfers at 1 Gbaud.\",\"PeriodicalId\":350730,\"journal\":{\"name\":\"Proceedings of 1994 IEEE Symposium on VLSI Circuits\",\"volume\":\"23 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1994-06-09\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of 1994 IEEE Symposium on VLSI Circuits\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIC.1994.586248\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of 1994 IEEE Symposium on VLSI Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.1994.586248","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

摘要

本文介绍了一种允许全双工1gbaud串行数据通信的CMOS串行链路。双向串行链路包括发射机、双向桥、阻抗匹配电路、4ghz数据过采样器和数字锁相环。通过双向桥接实现全双工串行数据通信,通过数字锁相环实现进程无关时钟和数据恢复。单通道串行链路和电荷泵锁相环集成在一个芯片中。该芯片采用1.2 pm CMOS工艺技术制造。如今,在各种数据通信领域,数据速率越来越高。高速双向串行链路是一种健壮、低成本的解决方案,可满足芯片对芯片、板对板和系统对系统通信的高数据速率要求。双向串行链路可用于对数据速率要求最高的处理器对处理器通信、图形超级计算机、I- idtv等,也可用于各种I/O通道、局域网、卫星、光纤数据通信。本文提出了一种CMOS双向串行链路,允许在1gbaud下进行全双工数据传输。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A Cmos Serial Link For 1 Gbaud Fully Duplexed Data Communication
This paper describes a CMOS serial link allowing fully duplexed 1 Gbaud serial data communication. The bidirectional serial link comprises a transmitter, a bidirectional bridge, an impedance matching circuit, a 4 GHz data oversampler, and a digital PLL. Fully duplexed serial data communication is realized by the bidirectional bridge and process- independent clock and data recovery is accomplished by the digital PLL. A single channel serial link and a charge pump PLL are integrated in a chip. The chip is fabricated using 1.2 pm CMOS process technology. INTRODUCTION Today, data rates become higher on various data communication fields. A high speed bidirectional serial link is a robust, low-cost solution to the high data rate requirements of chip-to-chip, board-to-board, and system- to-system communication. The bidirectional serial link can be applied to processor-to-processor communications, graphics super computers, and I-IDTV, which require the highest data rate, and also to various I/O channels, LANs, satellite, fiber data communications. This paper proposes a CMOS bidirectional serial link allowing fully duplexed data transfers at 1 Gbaud.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Circuit Techniques For An 8-ns Ecl 100K Compatible 3.3v 16mb Bicmos Sram With Minimum Operation Voltage Of 2.3v A 15- 150mhz, All-Digital Phase-Locked Loop with 50-Cycle Lock Time for High-Performance Low-Power Microprocessors A Digital Self Compensation Circuit for High Speed D/a Converters A 110 mhz Mpeg2 Variable Length Decoder LSI A 200mhz 16mbit Synchronous Dram With Block Access Mode
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1