12位数模转换器的研究

Weidong Yang, Ruzhang Li, Yong Liu, Yonghui Yang, Kaicheng Li
{"title":"12位数模转换器的研究","authors":"Weidong Yang, Ruzhang Li, Yong Liu, Yonghui Yang, Kaicheng Li","doi":"10.1109/ICASIC.2007.4415718","DOIUrl":null,"url":null,"abstract":"In this paper, the circuit implementation principle, circuit design characteristic and process technology characteristic for a 12-bit voltage output D/A converter with internal reference were described. By using analog unit circuits such as the R-2R resistance switch network optimized in design, the temperature compensation Zener reference voltage, and the BiCMOS output operational amplifier with JFET input, combined with SISC\" p-well 3 um LC2MOS process technology, a 12-bit D/A converter was developed. The converter features high conversion resolution, small linear and differential error, low power consumption, fast conversion speed, ease of use, etc.","PeriodicalId":120984,"journal":{"name":"2007 7th International Conference on ASIC","volume":"64 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Investigation into the 12-bit DA converter\",\"authors\":\"Weidong Yang, Ruzhang Li, Yong Liu, Yonghui Yang, Kaicheng Li\",\"doi\":\"10.1109/ICASIC.2007.4415718\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, the circuit implementation principle, circuit design characteristic and process technology characteristic for a 12-bit voltage output D/A converter with internal reference were described. By using analog unit circuits such as the R-2R resistance switch network optimized in design, the temperature compensation Zener reference voltage, and the BiCMOS output operational amplifier with JFET input, combined with SISC\\\" p-well 3 um LC2MOS process technology, a 12-bit D/A converter was developed. The converter features high conversion resolution, small linear and differential error, low power consumption, fast conversion speed, ease of use, etc.\",\"PeriodicalId\":120984,\"journal\":{\"name\":\"2007 7th International Conference on ASIC\",\"volume\":\"64 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2007-10-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2007 7th International Conference on ASIC\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICASIC.2007.4415718\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 7th International Conference on ASIC","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICASIC.2007.4415718","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

介绍了一种带内基准的12位电压输出D/ a变换器的电路实现原理、电路设计特点和工艺技术特点。采用优化设计的R-2R电阻开关网络、温度补偿齐纳参考电压、JFET输入的BiCMOS输出运算放大器等模拟单元电路,结合SISC“p阱”3um LC2MOS工艺技术,研制了12位数模转换器。该转换器具有转换分辨率高、线性和差分误差小、功耗低、转换速度快、使用方便等特点。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Investigation into the 12-bit DA converter
In this paper, the circuit implementation principle, circuit design characteristic and process technology characteristic for a 12-bit voltage output D/A converter with internal reference were described. By using analog unit circuits such as the R-2R resistance switch network optimized in design, the temperature compensation Zener reference voltage, and the BiCMOS output operational amplifier with JFET input, combined with SISC" p-well 3 um LC2MOS process technology, a 12-bit D/A converter was developed. The converter features high conversion resolution, small linear and differential error, low power consumption, fast conversion speed, ease of use, etc.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Leakage power reduction through dual Vth assignment considering threshold voltage variation Software defined cognitive radios Multi-level signaling for energy-efficient on-chip interconnects An efficient transformation method for DFRM expansions Design, implementation and testing of an IEEE 802.11 b/g baseband chip
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1