等离子体刻蚀晶圆充电过程中薄氧化物降解的新模型

S. Fang, S. Murakawa, J. Mcvittie
{"title":"等离子体刻蚀晶圆充电过程中薄氧化物降解的新模型","authors":"S. Fang, S. Murakawa, J. Mcvittie","doi":"10.1109/IEDM.1992.307309","DOIUrl":null,"url":null,"abstract":"Plasma nonuniformity can lead to surface charging and damaging currents through thin oxides. In poly-Si etching, surface currents across the wafer prevent damage until just before endpoint when current collected in halo regions around the mask can lead to gate charging and excessive tunneling current through the oxide. During overetching, additional damage is minimal because of the small collection area. This model is supported by plasma measurements, SPICE simulations, and etching damage results.<<ETX>>","PeriodicalId":287098,"journal":{"name":"1992 International Technical Digest on Electron Devices Meeting","volume":"36 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"29","resultStr":"{\"title\":\"A new model for thin oxide degradation from wafer charging in plasma etching\",\"authors\":\"S. Fang, S. Murakawa, J. Mcvittie\",\"doi\":\"10.1109/IEDM.1992.307309\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Plasma nonuniformity can lead to surface charging and damaging currents through thin oxides. In poly-Si etching, surface currents across the wafer prevent damage until just before endpoint when current collected in halo regions around the mask can lead to gate charging and excessive tunneling current through the oxide. During overetching, additional damage is minimal because of the small collection area. This model is supported by plasma measurements, SPICE simulations, and etching damage results.<<ETX>>\",\"PeriodicalId\":287098,\"journal\":{\"name\":\"1992 International Technical Digest on Electron Devices Meeting\",\"volume\":\"36 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1900-01-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"29\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"1992 International Technical Digest on Electron Devices Meeting\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IEDM.1992.307309\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"1992 International Technical Digest on Electron Devices Meeting","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEDM.1992.307309","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 29

摘要

等离子体的不均匀性会导致表面充电和通过薄氧化物的破坏性电流。在多晶硅蚀刻中,晶圆上的表面电流可以防止损坏,直到在端点之前,在掩膜周围的晕区收集的电流会导致栅极充电和通过氧化物的过度隧道电流。在过度蚀刻过程中,由于收集面积小,额外的损坏是最小的。该模型得到了等离子体测量、SPICE模拟和蚀刻损伤结果的支持。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A new model for thin oxide degradation from wafer charging in plasma etching
Plasma nonuniformity can lead to surface charging and damaging currents through thin oxides. In poly-Si etching, surface currents across the wafer prevent damage until just before endpoint when current collected in halo regions around the mask can lead to gate charging and excessive tunneling current through the oxide. During overetching, additional damage is minimal because of the small collection area. This model is supported by plasma measurements, SPICE simulations, and etching damage results.<>
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
New write/erase operation technology for flash EEPROM cells to improve the read disturb characteristics A high brightness electron beam produced by a ferroelectric cathode A two-dimensional analysis of hot-carrier photoemission from LOCOS- and trench-isolated MOSFETs Phase-shifting mask topography effects on lithographic image quality A fully planarized multilevel interconnection technology using selective TEOS-Ozone APCVD
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1