一种新的FPGA实现方案，用于电路实现PWL功能

2007 18th European Conference on Circuit Theory and Design Pub Date : 2007-08-01 DOI:10.1109/ECCTD.2007.4529736

Alessio Boggiano, Simone Delfitto, Tomaso Poggi, M. Storace

{"title":"一种新的FPGA实现方案，用于电路实现PWL功能","authors":"Alessio Boggiano, Simone Delfitto, Tomaso Poggi, M. Storace","doi":"10.1109/ECCTD.2007.4529736","DOIUrl":null,"url":null,"abstract":"A new scheme for the circuit realization of multivariate PWL functions is proposed. A three-variate version is implemented on an FPGA board. A comparison with respect to another scheme, already implemented on chip, is provided, showing that the new scheme is more complex, but reduces the computation times. Two benchmark examples are considered to show the high accuracy of the circuit in the representation of PWL functions.","PeriodicalId":445822,"journal":{"name":"2007 18th European Conference on Circuit Theory and Design","volume":"17 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"9","resultStr":"{\"title\":\"FPGA implementation of a new scheme for the circuit realization of PWL functions\",\"authors\":\"Alessio Boggiano, Simone Delfitto, Tomaso Poggi, M. Storace\",\"doi\":\"10.1109/ECCTD.2007.4529736\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A new scheme for the circuit realization of multivariate PWL functions is proposed. A three-variate version is implemented on an FPGA board. A comparison with respect to another scheme, already implemented on chip, is provided, showing that the new scheme is more complex, but reduces the computation times. Two benchmark examples are considered to show the high accuracy of the circuit in the representation of PWL functions.\",\"PeriodicalId\":445822,\"journal\":{\"name\":\"2007 18th European Conference on Circuit Theory and Design\",\"volume\":\"17 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2007-08-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"9\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2007 18th European Conference on Circuit Theory and Design\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ECCTD.2007.4529736\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 18th European Conference on Circuit Theory and Design","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ECCTD.2007.4529736","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 9

摘要

提出了一种多变量PWL函数电路实现的新方案。三变量版本在FPGA板上实现。与另一种已在芯片上实现的方案进行了比较，表明新方案更复杂，但减少了计算时间。通过两个基准算例，说明该电路在表示PWL函数方面具有较高的精度。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

FPGA implementation of a new scheme for the circuit realization of PWL functions

A new scheme for the circuit realization of multivariate PWL functions is proposed. A three-variate version is implemented on an FPGA board. A comparison with respect to another scheme, already implemented on chip, is provided, showing that the new scheme is more complex, but reduces the computation times. Two benchmark examples are considered to show the high accuracy of the circuit in the representation of PWL functions.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2007 18th European Conference on Circuit Theory and Design

自引率

0.00%

发文量