分布式电路仿真环境下的时间翘曲波形松弛

C. Soto, R. Saleh, T. Kwasniewski
{"title":"分布式电路仿真环境下的时间翘曲波形松弛","authors":"C. Soto, R. Saleh, T. Kwasniewski","doi":"10.1109/MWSCAS.1995.504446","DOIUrl":null,"url":null,"abstract":"A time warping algorithm is included in the waveform relaxation circuit simulation in a distributed environment in a multicomputer network. The algorithm feature, is that it can exploit parallelism in the spatial, iteration and temporal domains. The algorithm is characterized by a relative insensitivity to the interprocessor communication overhead. The simulator is ported on a network of Sun Sparc-2 workstations using a 10 Mbits/sec. communication link. Speedups results obtained are comparable for a shared memory architecture.","PeriodicalId":165081,"journal":{"name":"38th Midwest Symposium on Circuits and Systems. Proceedings","volume":"12 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1995-08-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"Time warping-waveform relaxation in a distributed circuit simulation environment\",\"authors\":\"C. Soto, R. Saleh, T. Kwasniewski\",\"doi\":\"10.1109/MWSCAS.1995.504446\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A time warping algorithm is included in the waveform relaxation circuit simulation in a distributed environment in a multicomputer network. The algorithm feature, is that it can exploit parallelism in the spatial, iteration and temporal domains. The algorithm is characterized by a relative insensitivity to the interprocessor communication overhead. The simulator is ported on a network of Sun Sparc-2 workstations using a 10 Mbits/sec. communication link. Speedups results obtained are comparable for a shared memory architecture.\",\"PeriodicalId\":165081,\"journal\":{\"name\":\"38th Midwest Symposium on Circuits and Systems. Proceedings\",\"volume\":\"12 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1995-08-13\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"38th Midwest Symposium on Circuits and Systems. Proceedings\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/MWSCAS.1995.504446\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"38th Midwest Symposium on Circuits and Systems. Proceedings","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MWSCAS.1995.504446","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

摘要

在多计算机网络的分布式环境下,对波形松弛电路进行仿真,提出了一种时间规整算法。该算法的特点是可以利用空间、迭代和时间域的并行性。该算法的特点是对处理器间通信开销相对不敏感。模拟器被移植到Sun Sparc-2工作站的网络上,使用10兆/秒的速率。通信链接。所获得的加速结果与共享内存体系结构相当。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Time warping-waveform relaxation in a distributed circuit simulation environment
A time warping algorithm is included in the waveform relaxation circuit simulation in a distributed environment in a multicomputer network. The algorithm feature, is that it can exploit parallelism in the spatial, iteration and temporal domains. The algorithm is characterized by a relative insensitivity to the interprocessor communication overhead. The simulator is ported on a network of Sun Sparc-2 workstations using a 10 Mbits/sec. communication link. Speedups results obtained are comparable for a shared memory architecture.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A band-pass sigma-delta modulator architecture for digital radio Forecasting epidemiological time series with backpropagation neural networks Analog blocks for high-speed oversampled A/D converters Designing efficient redundant arithmetic processors for DSP applications Using neural networks for automatic speaker recognition: a practical approach
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1