{"title":"基于CNTFET的低功率倍增器设计","authors":"Rajendra Prasad Somineni, S. Jaweed","doi":"10.1109/IACC.2017.0120","DOIUrl":null,"url":null,"abstract":"Multiplication is an essential vital role in arithmetic operations. In fact, multiplication is allotted on operations like Multiply and Accumulate (MAC). The exaggerate form of Braun multiplier is the Baugh-Wooley multiplier. This work proposes the design of Low-power Baugh-Wooley Multiplier with CMOS full adder with different topologies like 10T, 14T, 17T as well as with CNTFET full adders using different topologies like 10T, 14T, 17T. All circuits are designed and simulated using HSPICE Tool.","PeriodicalId":248433,"journal":{"name":"2017 IEEE 7th International Advance Computing Conference (IACC)","volume":"105 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"Design of Low Power Multiplier using CNTFET\",\"authors\":\"Rajendra Prasad Somineni, S. Jaweed\",\"doi\":\"10.1109/IACC.2017.0120\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Multiplication is an essential vital role in arithmetic operations. In fact, multiplication is allotted on operations like Multiply and Accumulate (MAC). The exaggerate form of Braun multiplier is the Baugh-Wooley multiplier. This work proposes the design of Low-power Baugh-Wooley Multiplier with CMOS full adder with different topologies like 10T, 14T, 17T as well as with CNTFET full adders using different topologies like 10T, 14T, 17T. All circuits are designed and simulated using HSPICE Tool.\",\"PeriodicalId\":248433,\"journal\":{\"name\":\"2017 IEEE 7th International Advance Computing Conference (IACC)\",\"volume\":\"105 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1900-01-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2017 IEEE 7th International Advance Computing Conference (IACC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IACC.2017.0120\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 IEEE 7th International Advance Computing Conference (IACC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IACC.2017.0120","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Multiplication is an essential vital role in arithmetic operations. In fact, multiplication is allotted on operations like Multiply and Accumulate (MAC). The exaggerate form of Braun multiplier is the Baugh-Wooley multiplier. This work proposes the design of Low-power Baugh-Wooley Multiplier with CMOS full adder with different topologies like 10T, 14T, 17T as well as with CNTFET full adders using different topologies like 10T, 14T, 17T. All circuits are designed and simulated using HSPICE Tool.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
