基于FPGA和单片机的多通道数据采集系统设计

Wenyu Qi, Haibo Zhou, He Wang, Aitao Cheng
{"title":"基于FPGA和单片机的多通道数据采集系统设计","authors":"Wenyu Qi, Haibo Zhou, He Wang, Aitao Cheng","doi":"10.1109/ICCIS56375.2022.9998143","DOIUrl":null,"url":null,"abstract":"A multi-channel (9*X) data acquisition system based on FPGA and MCU is developed, which can be used for signal field strength detection of base station equipment such as RFID. The system consists of data acquisition array, central controller, embedded firmware, and upper computer. Using the modular design method, the data acquisition array can be designed by changing the number of channels. The single-channel data acquisition module has a sampling resolution of 16 bits, a sampling rate of 200 kSPS/ch and dynamic range 70dB. The master-slave architecture is used to realize multi-channel synchronous acquisition of data. When the central controller communicates with the upper computer, it controls the operation of the single-channel data acquisition module and obtains the sampling data in a parallel manner. The embedded firmware is written in Verilog and C language to realize data acquisition, buffering, and sending and receiving of uplink and downlink signaling. The upper computer has the functions of system control and communication, establishes a data link with the central controller through the Ethernet cable, and obtains multi-channel sampling data through signaling. The system verifies the performance of the multi-channel data acquisition system through Analog-to-digital converter, single-channel data acquisition module and system performance test.","PeriodicalId":398546,"journal":{"name":"2022 6th International Conference on Communication and Information Systems (ICCIS)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-10-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Design of Multichannel Data Acquisition System Based on FPGA and MCU\",\"authors\":\"Wenyu Qi, Haibo Zhou, He Wang, Aitao Cheng\",\"doi\":\"10.1109/ICCIS56375.2022.9998143\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A multi-channel (9*X) data acquisition system based on FPGA and MCU is developed, which can be used for signal field strength detection of base station equipment such as RFID. The system consists of data acquisition array, central controller, embedded firmware, and upper computer. Using the modular design method, the data acquisition array can be designed by changing the number of channels. The single-channel data acquisition module has a sampling resolution of 16 bits, a sampling rate of 200 kSPS/ch and dynamic range 70dB. The master-slave architecture is used to realize multi-channel synchronous acquisition of data. When the central controller communicates with the upper computer, it controls the operation of the single-channel data acquisition module and obtains the sampling data in a parallel manner. The embedded firmware is written in Verilog and C language to realize data acquisition, buffering, and sending and receiving of uplink and downlink signaling. The upper computer has the functions of system control and communication, establishes a data link with the central controller through the Ethernet cable, and obtains multi-channel sampling data through signaling. The system verifies the performance of the multi-channel data acquisition system through Analog-to-digital converter, single-channel data acquisition module and system performance test.\",\"PeriodicalId\":398546,\"journal\":{\"name\":\"2022 6th International Conference on Communication and Information Systems (ICCIS)\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-10-14\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2022 6th International Conference on Communication and Information Systems (ICCIS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICCIS56375.2022.9998143\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 6th International Conference on Communication and Information Systems (ICCIS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICCIS56375.2022.9998143","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

开发了一种基于FPGA和单片机的多通道(9*X)数据采集系统,可用于RFID等基站设备的信号场强检测。该系统由数据采集阵列、中央控制器、嵌入式固件和上位机组成。采用模块化设计方法,可以通过改变通道数来设计数据采集阵列。单通道数据采集模块的采样分辨率为16位,采样率为200 kSPS/ch,动态范围为70dB。采用主从架构实现多通道数据同步采集。当中央控制器与上位机通信时,控制单通道数据采集模块的操作,并以并行方式获取采样数据。嵌入式固件采用Verilog和C语言编写,实现数据采集、缓冲以及上下行信令的收发。上位机具有系统控制和通信功能,通过以太网电缆与中央控制器建立数据链路,通过信令获取多路采样数据。通过模数转换器、单路数据采集模块和系统性能测试,验证了多路数据采集系统的性能。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Design of Multichannel Data Acquisition System Based on FPGA and MCU
A multi-channel (9*X) data acquisition system based on FPGA and MCU is developed, which can be used for signal field strength detection of base station equipment such as RFID. The system consists of data acquisition array, central controller, embedded firmware, and upper computer. Using the modular design method, the data acquisition array can be designed by changing the number of channels. The single-channel data acquisition module has a sampling resolution of 16 bits, a sampling rate of 200 kSPS/ch and dynamic range 70dB. The master-slave architecture is used to realize multi-channel synchronous acquisition of data. When the central controller communicates with the upper computer, it controls the operation of the single-channel data acquisition module and obtains the sampling data in a parallel manner. The embedded firmware is written in Verilog and C language to realize data acquisition, buffering, and sending and receiving of uplink and downlink signaling. The upper computer has the functions of system control and communication, establishes a data link with the central controller through the Ethernet cable, and obtains multi-channel sampling data through signaling. The system verifies the performance of the multi-channel data acquisition system through Analog-to-digital converter, single-channel data acquisition module and system performance test.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A Novel Multi-Band Integrated Antenna Design in 5G Full Screen Mobile Phone CAE-UNet: An Effective Automatic Segmentation Model for CT Images of COVID-19 Decoder Implementation of Spatially Coupled LDPC Codes A Limit-Achievable Estimator for Range and Doppler Estimation in Pulse-Doppler Radar ICCIS 2022 Cover Page
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1