改进PSRR的曲率补偿带隙基准

Xiao Du, Wei-min Li, Xiao-fei Zhu, Xiao-dong Fu
{"title":"改进PSRR的曲率补偿带隙基准","authors":"Xiao Du, Wei-min Li, Xiao-fei Zhu, Xiao-dong Fu","doi":"10.1109/ICASIC.2005.1611387","DOIUrl":null,"url":null,"abstract":"A curvature-compensated current mode bandgap reference with improved PSRR is presented. The circuit takes advantage of a simplified straightforward implementation of the curvature compensation method, the reference achieves a temperature coefficient of 7ppm/ degC over the temperature range of -20degC to +80 degC. And by using negative feedback to generate a regulated supply, the power supply rejection ration (PSRR) of the proposed circuit can be increased up to 90dB at 10kHz.The circuit is designed using 0.8 mum BiCMOS technology and silicon area is 1.07 times 0.92 mm2","PeriodicalId":431034,"journal":{"name":"2005 6th International Conference on ASIC","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2005-10-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"12","resultStr":"{\"title\":\"A curvature-compensated bandgap reference with improved PSRR\",\"authors\":\"Xiao Du, Wei-min Li, Xiao-fei Zhu, Xiao-dong Fu\",\"doi\":\"10.1109/ICASIC.2005.1611387\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A curvature-compensated current mode bandgap reference with improved PSRR is presented. The circuit takes advantage of a simplified straightforward implementation of the curvature compensation method, the reference achieves a temperature coefficient of 7ppm/ degC over the temperature range of -20degC to +80 degC. And by using negative feedback to generate a regulated supply, the power supply rejection ration (PSRR) of the proposed circuit can be increased up to 90dB at 10kHz.The circuit is designed using 0.8 mum BiCMOS technology and silicon area is 1.07 times 0.92 mm2\",\"PeriodicalId\":431034,\"journal\":{\"name\":\"2005 6th International Conference on ASIC\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2005-10-24\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"12\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2005 6th International Conference on ASIC\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICASIC.2005.1611387\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2005 6th International Conference on ASIC","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICASIC.2005.1611387","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 12

摘要

提出了一种改进PSRR的曲率补偿型电流模带隙基准电路。该电路利用曲率补偿方法的简化直接实现,基准温度系数在-20℃至+80℃的温度范围内达到7ppm/℃。通过使用负反馈产生稳压电源,该电路的电源抑制比(PSRR)在10kHz时可提高到90dB。电路采用0.8 μ m BiCMOS技术设计,硅面积为1.07 × 0.92 mm2
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A curvature-compensated bandgap reference with improved PSRR
A curvature-compensated current mode bandgap reference with improved PSRR is presented. The circuit takes advantage of a simplified straightforward implementation of the curvature compensation method, the reference achieves a temperature coefficient of 7ppm/ degC over the temperature range of -20degC to +80 degC. And by using negative feedback to generate a regulated supply, the power supply rejection ration (PSRR) of the proposed circuit can be increased up to 90dB at 10kHz.The circuit is designed using 0.8 mum BiCMOS technology and silicon area is 1.07 times 0.92 mm2
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A CMOS continuous-time Gm-C filter and programmable gain amplifier for WPAN receivers A VLSI architecture for motion compensation interpolation in H.264/AVC Transition traversal coverage estimation for symbolic model checking Power reduction in high-speed inter-chip data communications An optimization of VLSI architecture for DFE used in Ethernet
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1