用于2.4 GHz快速跳频收发器的数字频率合成器

R. Uusikartano, J. Niittylahti
{"title":"用于2.4 GHz快速跳频收发器的数字频率合成器","authors":"R. Uusikartano, J. Niittylahti","doi":"10.1109/MWSCAS.2000.951673","DOIUrl":null,"url":null,"abstract":"In this paper, a compact architecture of a digital frequency synthesizer for a 2.4 GHz fast frequency hopping radio modem is presented. The synthesizer is designed for generating 12-bit quadrature carrier signals from 50 to 90 MHz in 500 kHz steps. The phase-to-amplitude conversion is performed with a look-up table which is compressed by using the fact that only a limited set of discrete frequencies is needed. Simulation and synthesis results for a VHDL-implementation of the architecture are given. In addition, the proposed architecture is compared to a traditional look-up based direct digital frequency synthesizer with similar performance.","PeriodicalId":437349,"journal":{"name":"Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144)","volume":"9 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2000-08-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"A digital frequency synthesizer for a 2.4 GHz fast frequency hopping transceiver\",\"authors\":\"R. Uusikartano, J. Niittylahti\",\"doi\":\"10.1109/MWSCAS.2000.951673\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, a compact architecture of a digital frequency synthesizer for a 2.4 GHz fast frequency hopping radio modem is presented. The synthesizer is designed for generating 12-bit quadrature carrier signals from 50 to 90 MHz in 500 kHz steps. The phase-to-amplitude conversion is performed with a look-up table which is compressed by using the fact that only a limited set of discrete frequencies is needed. Simulation and synthesis results for a VHDL-implementation of the architecture are given. In addition, the proposed architecture is compared to a traditional look-up based direct digital frequency synthesizer with similar performance.\",\"PeriodicalId\":437349,\"journal\":{\"name\":\"Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144)\",\"volume\":\"9 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2000-08-08\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/MWSCAS.2000.951673\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MWSCAS.2000.951673","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

摘要

本文提出了一种用于2.4 GHz快速跳频无线电调制解调器的数字频率合成器的结构。该合成器设计用于以500 kHz步进产生50至90 MHz的12位正交载波信号。相幅转换是用一个查找表进行的,该查找表通过使用只需要一组有限的离散频率来压缩。给出了该体系结构的vhdl实现的仿真和综合结果。此外,将所提出的架构与传统的基于查找的直接数字频率合成器进行了比较,并具有相似的性能。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A digital frequency synthesizer for a 2.4 GHz fast frequency hopping transceiver
In this paper, a compact architecture of a digital frequency synthesizer for a 2.4 GHz fast frequency hopping radio modem is presented. The synthesizer is designed for generating 12-bit quadrature carrier signals from 50 to 90 MHz in 500 kHz steps. The phase-to-amplitude conversion is performed with a look-up table which is compressed by using the fact that only a limited set of discrete frequencies is needed. Simulation and synthesis results for a VHDL-implementation of the architecture are given. In addition, the proposed architecture is compared to a traditional look-up based direct digital frequency synthesizer with similar performance.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A high speed 3.3V current mode CMOS comparators with 10-b resolution Constraints implementation for IQML and MODE direction-of-arrival estimators A fast electric load forecasting using neural networks Noise reduction in speech signals using a TMS320C31 digital signal processor A high-frequency high-Q CMOS active inductor with DC bias control
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1