Huan-Lin Chang, Hung-Chih Chang, Shang-Chi Yang, Hsi-Chun Tsai, Hsuan-Chih Li, C. Liu
{"title":"相变随机存取存储器的改进SPICE宏模型","authors":"Huan-Lin Chang, Hung-Chih Chang, Shang-Chi Yang, Hsi-Chun Tsai, Hsuan-Chih Li, C. Liu","doi":"10.1109/VDAT.2009.5158113","DOIUrl":null,"url":null,"abstract":"This paper presents an improved SPICE macromodel of phase change random access memory (PCRAM). Based on the circuit-based model architecture in [1], the novelty of this work lies in (1) accurate modeling the current-voltage (I-V) plot including the snapback phenomenon, and (2) solution to the falling edge problem to avoid misrepresentation of the PCRAM state, and (3) calibration of the crystallization time for potential multilevel (ML) operation of the PCRAM.","PeriodicalId":246670,"journal":{"name":"2009 International Symposium on VLSI Design, Automation and Test","volume":"3 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2009-04-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"9","resultStr":"{\"title\":\"Improved SPICE macromodel of phase change random access memory\",\"authors\":\"Huan-Lin Chang, Hung-Chih Chang, Shang-Chi Yang, Hsi-Chun Tsai, Hsuan-Chih Li, C. Liu\",\"doi\":\"10.1109/VDAT.2009.5158113\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents an improved SPICE macromodel of phase change random access memory (PCRAM). Based on the circuit-based model architecture in [1], the novelty of this work lies in (1) accurate modeling the current-voltage (I-V) plot including the snapback phenomenon, and (2) solution to the falling edge problem to avoid misrepresentation of the PCRAM state, and (3) calibration of the crystallization time for potential multilevel (ML) operation of the PCRAM.\",\"PeriodicalId\":246670,\"journal\":{\"name\":\"2009 International Symposium on VLSI Design, Automation and Test\",\"volume\":\"3 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2009-04-28\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"9\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2009 International Symposium on VLSI Design, Automation and Test\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VDAT.2009.5158113\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2009 International Symposium on VLSI Design, Automation and Test","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VDAT.2009.5158113","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Improved SPICE macromodel of phase change random access memory
This paper presents an improved SPICE macromodel of phase change random access memory (PCRAM). Based on the circuit-based model architecture in [1], the novelty of this work lies in (1) accurate modeling the current-voltage (I-V) plot including the snapback phenomenon, and (2) solution to the falling edge problem to avoid misrepresentation of the PCRAM state, and (3) calibration of the crystallization time for potential multilevel (ML) operation of the PCRAM.