采用0.18 μm CMOS技术的低相位噪声0.9 / 1.8 GHz双频LC压控振荡器

Jinhyun Kim, Jeongsoo Park, Jeong‐Geun Kim
{"title":"采用0.18 μm CMOS技术的低相位噪声0.9 / 1.8 GHz双频LC压控振荡器","authors":"Jinhyun Kim, Jeongsoo Park, Jeong‐Geun Kim","doi":"10.23919/ELINFOCOM.2018.8330717","DOIUrl":null,"url":null,"abstract":"This paper presents a low phase noise dual-band LC voltage controlled oscillator (VCO) in 0.18 ßm CMOS technology. The proposed CMOS LC VCO is realized employing varactor diodes, a switched capacitor array and a switched differential inductor, which operates the dual-band operation. The CMOS LC VCO is also implemented with low phase noise performance using two series inductors at common source nodes. The measured phase noises at 0.9 GHz and 1.8 GHz frequency bands are −135 dBc/Hz and − 126 dBc/Hz at 1 MHz offset. The chip size is 1.3×1.4 mm2, including pads.","PeriodicalId":413646,"journal":{"name":"2018 International Conference on Electronics, Information, and Communication (ICEIC)","volume":"52 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"A low phase noise 0.9 / 1.8 GHz dual-band LC VCO in 0.18 μm CMOS technology\",\"authors\":\"Jinhyun Kim, Jeongsoo Park, Jeong‐Geun Kim\",\"doi\":\"10.23919/ELINFOCOM.2018.8330717\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a low phase noise dual-band LC voltage controlled oscillator (VCO) in 0.18 ßm CMOS technology. The proposed CMOS LC VCO is realized employing varactor diodes, a switched capacitor array and a switched differential inductor, which operates the dual-band operation. The CMOS LC VCO is also implemented with low phase noise performance using two series inductors at common source nodes. The measured phase noises at 0.9 GHz and 1.8 GHz frequency bands are −135 dBc/Hz and − 126 dBc/Hz at 1 MHz offset. The chip size is 1.3×1.4 mm2, including pads.\",\"PeriodicalId\":413646,\"journal\":{\"name\":\"2018 International Conference on Electronics, Information, and Communication (ICEIC)\",\"volume\":\"52 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1900-01-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 International Conference on Electronics, Information, and Communication (ICEIC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.23919/ELINFOCOM.2018.8330717\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 International Conference on Electronics, Information, and Communication (ICEIC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.23919/ELINFOCOM.2018.8330717","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

摘要

本文提出了一种采用0.18 ßm CMOS技术的低相位噪声双带LC压控振荡器(VCO)。本文提出的CMOS LC压控振荡器采用变容二极管、开关电容阵列和开关差动电感实现双频段工作。该CMOS LC压控振荡器在共源节点采用两个串联电感器,实现了低相位噪声性能。在偏移1mhz时,0.9 GHz和1.8 GHz频段的相位噪声分别为- 135 dBc/Hz和- 126 dBc/Hz。芯片尺寸为1.3×1.4 mm2,包括衬垫。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A low phase noise 0.9 / 1.8 GHz dual-band LC VCO in 0.18 μm CMOS technology
This paper presents a low phase noise dual-band LC voltage controlled oscillator (VCO) in 0.18 ßm CMOS technology. The proposed CMOS LC VCO is realized employing varactor diodes, a switched capacitor array and a switched differential inductor, which operates the dual-band operation. The CMOS LC VCO is also implemented with low phase noise performance using two series inductors at common source nodes. The measured phase noises at 0.9 GHz and 1.8 GHz frequency bands are −135 dBc/Hz and − 126 dBc/Hz at 1 MHz offset. The chip size is 1.3×1.4 mm2, including pads.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Sensing voltage compensation circuit for low-power dram bit-line sense amplifier Coordinate-RNN for error correction on numerical weather prediction Pulsed PMOS sense amplifier for high speed single-ended SRAM An estimation of road surface conditions using participatory sensing Cycle-accurate full system simulation for CPU+GPU+HBM computing platform
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1