{"title":"基于dsp的实时视频解码","authors":"Minhua Zhou, R. Talluri","doi":"10.1109/ICCE.1999.785272","DOIUrl":null,"url":null,"abstract":"In this paper we describe the implementation of MPEG4/H.263 real-time video decoding on the high performance fixed-point DSP. This series of DSP utilize a common core based on VelociTI/sup TM/, the advanced very long instruction word (VLIW) DSP architecture, which makes them ideal for the high performance embedded multimedia applications. On the EVM board of this kind of DSP (CPU frequency 160 MHz) we were able to demonstrate decoding of MPEG-4/H.263 bitstream coded at 700 Kbps, CIF (352/spl times/288), at a speed of 55/65 fps, respectively. Applications such as consumer set-top boxes that decode streaming video on the Internet and packet-based videophones will benefit from this performance.","PeriodicalId":425143,"journal":{"name":"1999 Digest of Technical Papers. International Conference on Consumer Electronics (Cat. No.99CH36277)","volume":"25 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1999-06-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"9","resultStr":"{\"title\":\"DSP-based real-time video decoding\",\"authors\":\"Minhua Zhou, R. Talluri\",\"doi\":\"10.1109/ICCE.1999.785272\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper we describe the implementation of MPEG4/H.263 real-time video decoding on the high performance fixed-point DSP. This series of DSP utilize a common core based on VelociTI/sup TM/, the advanced very long instruction word (VLIW) DSP architecture, which makes them ideal for the high performance embedded multimedia applications. On the EVM board of this kind of DSP (CPU frequency 160 MHz) we were able to demonstrate decoding of MPEG-4/H.263 bitstream coded at 700 Kbps, CIF (352/spl times/288), at a speed of 55/65 fps, respectively. Applications such as consumer set-top boxes that decode streaming video on the Internet and packet-based videophones will benefit from this performance.\",\"PeriodicalId\":425143,\"journal\":{\"name\":\"1999 Digest of Technical Papers. International Conference on Consumer Electronics (Cat. No.99CH36277)\",\"volume\":\"25 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1999-06-22\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"9\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"1999 Digest of Technical Papers. International Conference on Consumer Electronics (Cat. No.99CH36277)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICCE.1999.785272\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"1999 Digest of Technical Papers. International Conference on Consumer Electronics (Cat. No.99CH36277)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICCE.1999.785272","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 9

摘要

本文描述了MPEG4/H的实现。263实时视频解码在高性能定点DSP上实现。该系列DSP采用基于VelociTI/sup TM/的通用内核,采用先进的VLIW (very long instruction word) DSP架构,是高性能嵌入式多媒体应用的理想选择。在这种DSP (CPU频率160 MHz)的EVM板上,我们能够演示MPEG-4/H的解码。263比特流编码为700 Kbps, CIF (352/spl次/288),速度分别为55/65 fps。诸如在互联网上解码流视频的消费者机顶盒和基于分组的视频电话等应用将受益于这种性能。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
DSP-based real-time video decoding
In this paper we describe the implementation of MPEG4/H.263 real-time video decoding on the high performance fixed-point DSP. This series of DSP utilize a common core based on VelociTI/sup TM/, the advanced very long instruction word (VLIW) DSP architecture, which makes them ideal for the high performance embedded multimedia applications. On the EVM board of this kind of DSP (CPU frequency 160 MHz) we were able to demonstrate decoding of MPEG-4/H.263 bitstream coded at 700 Kbps, CIF (352/spl times/288), at a speed of 55/65 fps, respectively. Applications such as consumer set-top boxes that decode streaming video on the Internet and packet-based videophones will benefit from this performance.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Data broadcasting: what is the business? What is the market? A highly flexible video up-converter chip Design and performance of synchronized DMT (SDMT) modems for VDSL A new 8-16 channel coding for high density recording Block-based image processor for memory efficient MPEG video decoding
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1