用于特定应用的协处理器的自动指令生成

Shengtian Sang, Xiaoming Li, Y. Ye
{"title":"用于特定应用的协处理器的自动指令生成","authors":"Shengtian Sang, Xiaoming Li, Y. Ye","doi":"10.1109/ICASIC.2005.1611461","DOIUrl":null,"url":null,"abstract":"By extending the baseline processor with application specific instructions, an application specific co-processor can meet the computational demands of the application. Working with the traditional co-processor interface, it doesn't require the extensible processor core and has least impact on the existing hardware and software. This paper proposes a framework for design space exploration and automatic co-processor instructions generation, in which application profiling, instruction identification and evaluation proceed seamlessly and iteratively. The optimal instruction set of the co-processor under given constraints is automatically generated from the source code of the application. To demonstrate the effectiveness of the method we generate the instruction set of a SPARC V8 co-processor for a VoIP application. The experiment gives promising results with the speedup of factor 2.3","PeriodicalId":431034,"journal":{"name":"2005 6th International Conference on ASIC","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2005-10-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Automatic instruction generation for application specific co-processor\",\"authors\":\"Shengtian Sang, Xiaoming Li, Y. Ye\",\"doi\":\"10.1109/ICASIC.2005.1611461\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"By extending the baseline processor with application specific instructions, an application specific co-processor can meet the computational demands of the application. Working with the traditional co-processor interface, it doesn't require the extensible processor core and has least impact on the existing hardware and software. This paper proposes a framework for design space exploration and automatic co-processor instructions generation, in which application profiling, instruction identification and evaluation proceed seamlessly and iteratively. The optimal instruction set of the co-processor under given constraints is automatically generated from the source code of the application. To demonstrate the effectiveness of the method we generate the instruction set of a SPARC V8 co-processor for a VoIP application. The experiment gives promising results with the speedup of factor 2.3\",\"PeriodicalId\":431034,\"journal\":{\"name\":\"2005 6th International Conference on ASIC\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2005-10-24\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2005 6th International Conference on ASIC\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICASIC.2005.1611461\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2005 6th International Conference on ASIC","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICASIC.2005.1611461","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

通过使用特定于应用程序的指令扩展基准处理器,特定于应用程序的协处理器可以满足应用程序的计算需求。它使用传统的协处理器接口,不需要可扩展的处理器核心,对现有硬件和软件的影响最小。本文提出了一种设计空间探索和协处理器指令自动生成的框架,在该框架中,应用分析、指令识别和评估可以无缝迭代地进行。在给定约束条件下,从应用程序的源代码自动生成协处理器的最优指令集。为了证明该方法的有效性,我们为VoIP应用程序生成了SPARC V8协处理器的指令集。实验取得了令人满意的结果,速度提高了2.3倍
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Automatic instruction generation for application specific co-processor
By extending the baseline processor with application specific instructions, an application specific co-processor can meet the computational demands of the application. Working with the traditional co-processor interface, it doesn't require the extensible processor core and has least impact on the existing hardware and software. This paper proposes a framework for design space exploration and automatic co-processor instructions generation, in which application profiling, instruction identification and evaluation proceed seamlessly and iteratively. The optimal instruction set of the co-processor under given constraints is automatically generated from the source code of the application. To demonstrate the effectiveness of the method we generate the instruction set of a SPARC V8 co-processor for a VoIP application. The experiment gives promising results with the speedup of factor 2.3
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A CMOS continuous-time Gm-C filter and programmable gain amplifier for WPAN receivers A VLSI architecture for motion compensation interpolation in H.264/AVC Transition traversal coverage estimation for symbolic model checking Power reduction in high-speed inter-chip data communications An optimization of VLSI architecture for DFE used in Ethernet
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1