一种利用可逆逻辑门进行质因数分解的新型加密方法

Patrick J. Bollinger, Frank X. Li, Eric W. MacDonald
{"title":"一种利用可逆逻辑门进行质因数分解的新型加密方法","authors":"Patrick J. Bollinger, Frank X. Li, Eric W. MacDonald","doi":"10.1109/NAECON46414.2019.9057958","DOIUrl":null,"url":null,"abstract":"this paper is to determine the feasibility of using hardware to perform prime factorization of a semi-prime number. The application of this research can primarily impact the field of cybersecurity. By deconstructing the view of digital logic gates being one-way functions, we propose to reverse the typical flow of information. The reversible logic gates are developed with Python codes, larger reversible digital circuits are constructed until a full array multiplier is ready for testing. An analysis is performed with a semi-prime number of 4 binary digits up to 1024 binary digits long. Although the reversible logic gates are able to deduce new information, it is not enough information to perform the prime factorization of a semi-prime number. Based on these results, we conclude that more information needs to be created for reversible logic gates to be a feasible method of prime factorization. Further research can be performed, such as defining more relationships between bits, and this research can apply the reversible logic gates to other digital circuits.","PeriodicalId":193529,"journal":{"name":"2019 IEEE National Aerospace and Electronics Conference (NAECON)","volume":"2 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A Novel Encryption Methodology with Prime Factorization through Reversible Logic Gates\",\"authors\":\"Patrick J. Bollinger, Frank X. Li, Eric W. MacDonald\",\"doi\":\"10.1109/NAECON46414.2019.9057958\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"this paper is to determine the feasibility of using hardware to perform prime factorization of a semi-prime number. The application of this research can primarily impact the field of cybersecurity. By deconstructing the view of digital logic gates being one-way functions, we propose to reverse the typical flow of information. The reversible logic gates are developed with Python codes, larger reversible digital circuits are constructed until a full array multiplier is ready for testing. An analysis is performed with a semi-prime number of 4 binary digits up to 1024 binary digits long. Although the reversible logic gates are able to deduce new information, it is not enough information to perform the prime factorization of a semi-prime number. Based on these results, we conclude that more information needs to be created for reversible logic gates to be a feasible method of prime factorization. Further research can be performed, such as defining more relationships between bits, and this research can apply the reversible logic gates to other digital circuits.\",\"PeriodicalId\":193529,\"journal\":{\"name\":\"2019 IEEE National Aerospace and Electronics Conference (NAECON)\",\"volume\":\"2 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-07-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2019 IEEE National Aerospace and Electronics Conference (NAECON)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/NAECON46414.2019.9057958\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 IEEE National Aerospace and Electronics Conference (NAECON)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NAECON46414.2019.9057958","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

本文的目的是确定用硬件对半素数进行质因数分解的可行性。本研究的应用可以主要影响网络安全领域。通过解构数字逻辑门是单向功能的观点,我们建议逆转典型的信息流。可逆逻辑门是用Python代码开发的,更大的可逆数字电路被构建,直到一个完整的阵列乘法器准备好进行测试。用4个二进制数到1024个二进制数的半素数进行分析。虽然可逆逻辑门能够推导出新的信息,但是对于半素数的质因数分解来说,这些信息是不够的。基于这些结果,我们得出结论,可逆逻辑门需要创建更多的信息才能成为一种可行的素分解方法。可以进行进一步的研究,例如定义比特之间的更多关系,并且本研究可以将可逆逻辑门应用于其他数字电路。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A Novel Encryption Methodology with Prime Factorization through Reversible Logic Gates
this paper is to determine the feasibility of using hardware to perform prime factorization of a semi-prime number. The application of this research can primarily impact the field of cybersecurity. By deconstructing the view of digital logic gates being one-way functions, we propose to reverse the typical flow of information. The reversible logic gates are developed with Python codes, larger reversible digital circuits are constructed until a full array multiplier is ready for testing. An analysis is performed with a semi-prime number of 4 binary digits up to 1024 binary digits long. Although the reversible logic gates are able to deduce new information, it is not enough information to perform the prime factorization of a semi-prime number. Based on these results, we conclude that more information needs to be created for reversible logic gates to be a feasible method of prime factorization. Further research can be performed, such as defining more relationships between bits, and this research can apply the reversible logic gates to other digital circuits.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Physical Cyber-Security of SCADA Systems Cluster-Based Hungarian Approach to Task Allocation for Unmanned Aerial Vehicles Privacy Preserving Medium Access Control Protocol for wireless Body Area Sensor Networks Gaussian Beam Propagation Through Turbulent Atmosphere using Second-Order Split-Step Algorithm A generalized equivalent circuit model for large-scale battery packs with cell-to-cell variation
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1