Harsh Mehta, G. Krishnamurthy, M. Inerfield, Fang Lin, T. Kwan
{"title":"一种用于ADSL/VDSL模拟前端的3nV/vHz可编程增益/BW混合信号4阶切比雪夫高通滤波器","authors":"Harsh Mehta, G. Krishnamurthy, M. Inerfield, Fang Lin, T. Kwan","doi":"10.1109/VLSIC.2014.6858436","DOIUrl":null,"url":null,"abstract":"A fourth-order Chebyshev high-pass filter (HPF) that achieves input-referred noise of 3 nV/√Hz, MTPR greater than 72 dB, and power consumption of less than 81 mW with 0.7 mm2 area in 28 nm CMOS is presented. Area and power reductions are realized via a mixed-signal filter topology.","PeriodicalId":381216,"journal":{"name":"2014 Symposium on VLSI Circuits Digest of Technical Papers","volume":"59 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2014-06-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A 3nV/vHz programmable gain/BW mixed-signal 4th order Chebyshev high-pass filter for ADSL/VDSL analog front end in 28nm CMOS\",\"authors\":\"Harsh Mehta, G. Krishnamurthy, M. Inerfield, Fang Lin, T. Kwan\",\"doi\":\"10.1109/VLSIC.2014.6858436\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A fourth-order Chebyshev high-pass filter (HPF) that achieves input-referred noise of 3 nV/√Hz, MTPR greater than 72 dB, and power consumption of less than 81 mW with 0.7 mm2 area in 28 nm CMOS is presented. Area and power reductions are realized via a mixed-signal filter topology.\",\"PeriodicalId\":381216,\"journal\":{\"name\":\"2014 Symposium on VLSI Circuits Digest of Technical Papers\",\"volume\":\"59 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2014-06-10\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2014 Symposium on VLSI Circuits Digest of Technical Papers\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIC.2014.6858436\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2014 Symposium on VLSI Circuits Digest of Technical Papers","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.2014.6858436","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A 3nV/vHz programmable gain/BW mixed-signal 4th order Chebyshev high-pass filter for ADSL/VDSL analog front end in 28nm CMOS
A fourth-order Chebyshev high-pass filter (HPF) that achieves input-referred noise of 3 nV/√Hz, MTPR greater than 72 dB, and power consumption of less than 81 mW with 0.7 mm2 area in 28 nm CMOS is presented. Area and power reductions are realized via a mixed-signal filter topology.