70 ghz有效采样率时域数字化片上示波器

M. Safi-Harb, G. Roberts
{"title":"70 ghz有效采样率时域数字化片上示波器","authors":"M. Safi-Harb, G. Roberts","doi":"10.1109/CICC.2006.320964","DOIUrl":null,"url":null,"abstract":"An on-chip digitizer for the transient measurement of digital signal integrity is proposed. Undersampling, combined with single-path time-domain processing is used to perform the embedded measurement in a time-efficient manner. On-chip interconnect crosstalk generation with variable strength is included on chip for characterization, and successfully measured using a prototype chip, implemented in a 0.18 mum CMOS process. The proposed system is easily calibratable, with an estimated static power dissipation of ~3.5 mW. The total active area taken up by the associated test and calibration vehicles is 0.45 mm2","PeriodicalId":269854,"journal":{"name":"IEEE Custom Integrated Circuits Conference 2006","volume":"38 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A 70-GHz Effective Sampling Rate On-Chip Oscilloscope with Time-Domain Digitization\",\"authors\":\"M. Safi-Harb, G. Roberts\",\"doi\":\"10.1109/CICC.2006.320964\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"An on-chip digitizer for the transient measurement of digital signal integrity is proposed. Undersampling, combined with single-path time-domain processing is used to perform the embedded measurement in a time-efficient manner. On-chip interconnect crosstalk generation with variable strength is included on chip for characterization, and successfully measured using a prototype chip, implemented in a 0.18 mum CMOS process. The proposed system is easily calibratable, with an estimated static power dissipation of ~3.5 mW. The total active area taken up by the associated test and calibration vehicles is 0.45 mm2\",\"PeriodicalId\":269854,\"journal\":{\"name\":\"IEEE Custom Integrated Circuits Conference 2006\",\"volume\":\"38 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-09-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE Custom Integrated Circuits Conference 2006\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CICC.2006.320964\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Custom Integrated Circuits Conference 2006","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CICC.2006.320964","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

提出了一种用于数字信号完整性瞬态测量的片上数字化仪。欠采样与单路径时域处理相结合,以时间效率的方式进行嵌入式测量。具有可变强度的片上互连串扰生成包括在芯片上进行表征,并使用原型芯片成功测量,在0.18 μ m CMOS工艺中实现。该系统易于校准,估计静态功耗约为3.5 mW。相关测试及校正车辆占用的总活动面积为0.45 mm2
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A 70-GHz Effective Sampling Rate On-Chip Oscilloscope with Time-Domain Digitization
An on-chip digitizer for the transient measurement of digital signal integrity is proposed. Undersampling, combined with single-path time-domain processing is used to perform the embedded measurement in a time-efficient manner. On-chip interconnect crosstalk generation with variable strength is included on chip for characterization, and successfully measured using a prototype chip, implemented in a 0.18 mum CMOS process. The proposed system is easily calibratable, with an estimated static power dissipation of ~3.5 mW. The total active area taken up by the associated test and calibration vehicles is 0.45 mm2
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Compact outside-rail circuit structure by single-cascode two-transistor topology Width Quantization Aware FinFET Circuit Design Chip-to-Chip Inductive Wireless Power Transmission System for SiP Applications Wireline equalization using pulse-width modulation A 5Gb/s Transmitter with Reflection Cancellation for Backplane Transceivers
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1