F. Bernardinis, L. Fanucci, T. Ramacciotti, P. Terreni
{"title":"IXP1200网络平台上的QoS Internet协议调度器","authors":"F. Bernardinis, L. Fanucci, T. Ramacciotti, P. Terreni","doi":"10.1109/IWSOC.2003.1213069","DOIUrl":null,"url":null,"abstract":"In this paper we describe the implementation of a scheduler capable of Quality of Service (QoS) management on the Intel IXP 1200 network processor. First, the scheduling algorithm PTTSD is introduced at the abstract level showing its characteristics and complexity. Then, the IXP architecture is briefly described with the purpose of refining the PTTSD algorithm in order to provide a more efficient implementation. The refined PTTSD scheduler has been implemented on top of the reference design provided by Intel. The dependency of the adopted software architecture on the IXP network processor is analyzed and, finally, the implementation is described. A set of characterization tests is reported to demonstrate the efficiency of the implementation and the effectiveness of the Intel architecture to implement flexible QoS routers.","PeriodicalId":259178,"journal":{"name":"The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings.","volume":"205 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2003-07-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":"{\"title\":\"A QoS Internet protocol scheduler on the IXP1200 network platform\",\"authors\":\"F. Bernardinis, L. Fanucci, T. Ramacciotti, P. Terreni\",\"doi\":\"10.1109/IWSOC.2003.1213069\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper we describe the implementation of a scheduler capable of Quality of Service (QoS) management on the Intel IXP 1200 network processor. First, the scheduling algorithm PTTSD is introduced at the abstract level showing its characteristics and complexity. Then, the IXP architecture is briefly described with the purpose of refining the PTTSD algorithm in order to provide a more efficient implementation. The refined PTTSD scheduler has been implemented on top of the reference design provided by Intel. The dependency of the adopted software architecture on the IXP network processor is analyzed and, finally, the implementation is described. A set of characterization tests is reported to demonstrate the efficiency of the implementation and the effectiveness of the Intel architecture to implement flexible QoS routers.\",\"PeriodicalId\":259178,\"journal\":{\"name\":\"The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings.\",\"volume\":\"205 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2003-07-22\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"7\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IWSOC.2003.1213069\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IWSOC.2003.1213069","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A QoS Internet protocol scheduler on the IXP1200 network platform
In this paper we describe the implementation of a scheduler capable of Quality of Service (QoS) management on the Intel IXP 1200 network processor. First, the scheduling algorithm PTTSD is introduced at the abstract level showing its characteristics and complexity. Then, the IXP architecture is briefly described with the purpose of refining the PTTSD algorithm in order to provide a more efficient implementation. The refined PTTSD scheduler has been implemented on top of the reference design provided by Intel. The dependency of the adopted software architecture on the IXP network processor is analyzed and, finally, the implementation is described. A set of characterization tests is reported to demonstrate the efficiency of the implementation and the effectiveness of the Intel architecture to implement flexible QoS routers.