一个100mhz嵌入式Risc微控制器

Proceedings of 1994 IEEE Symposium on VLSI Circuits Pub Date : 1994-06-09 DOI:10.1109/VLSIC.1994.586219

S. Ozaki, Y. Nishimichi, T. Kakiage, H. Yamamoto, M. Sumita, G. Inoue, M. Urano, H. Yamashita, T. Maeda, T. Nishiyama

{"title":"一个100mhz嵌入式Risc微控制器","authors":"S. Ozaki, Y. Nishimichi, T. Kakiage, H. Yamamoto, M. Sumita, G. Inoue, M. Urano, H. Yamashita, T. Maeda, T. Nishiyama","doi":"10.1109/VLSIC.1994.586219","DOIUrl":null,"url":null,"abstract":"This paper desci-ibes a lOOMHz embedded RISC microcontroller which adopts a zero-cycle branching scheme. By this scheme, two instructions are executed in a single cycle if one of them is a branch instruction. A self-clocking cache access scheme and a separated local clock generator are adopted to attain high operating frequency.","PeriodicalId":350730,"journal":{"name":"Proceedings of 1994 IEEE Symposium on VLSI Circuits","volume":"39 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1994-06-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A 100 Mhz Embedded Risc Microcontroller\",\"authors\":\"S. Ozaki, Y. Nishimichi, T. Kakiage, H. Yamamoto, M. Sumita, G. Inoue, M. Urano, H. Yamashita, T. Maeda, T. Nishiyama\",\"doi\":\"10.1109/VLSIC.1994.586219\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper desci-ibes a lOOMHz embedded RISC microcontroller which adopts a zero-cycle branching scheme. By this scheme, two instructions are executed in a single cycle if one of them is a branch instruction. A self-clocking cache access scheme and a separated local clock generator are adopted to attain high operating frequency.\",\"PeriodicalId\":350730,\"journal\":{\"name\":\"Proceedings of 1994 IEEE Symposium on VLSI Circuits\",\"volume\":\"39 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1994-06-09\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of 1994 IEEE Symposium on VLSI Circuits\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIC.1994.586219\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of 1994 IEEE Symposium on VLSI Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.1994.586219","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 1

摘要

本文介绍了一种采用零周期分支方案的lOOMHz嵌入式RISC微控制器。如果其中一条是分支指令，则在一个周期内执行两条指令。采用自时钟缓存访问方案和分离的本地时钟发生器实现高工作频率。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

A 100 Mhz Embedded Risc Microcontroller

This paper desci-ibes a lOOMHz embedded RISC microcontroller which adopts a zero-cycle branching scheme. By this scheme, two instructions are executed in a single cycle if one of them is a branch instruction. A self-clocking cache access scheme and a separated local clock generator are adopted to attain high operating frequency.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Proceedings of 1994 IEEE Symposium on VLSI Circuits

自引率

0.00%

发文量