{"title":"fpga的结构与CAD","authors":"M. Hutton","doi":"10.1145/1016568.1016577","DOIUrl":null,"url":null,"abstract":"Long past are the days when programmable logic (FPGAs and CPLDs) were used only for prototyping and interface logic. Today's modem devices have complicated architectures with close to 200,000 logic elements and flip-flops, dedicated blocks for DSP processing, embedded memories and processors, and support many I/O standards including high-speed serial and now embedded tranceivers. The CAD software to support FPGAs has grown in sophistication and scope to support these larger, more complicated, devices and the size of software groups at FPGA vendors is now larger than all but the biggest EDA companies. Most user designs are now complete systems and go to production as an FPGA. In this tutorial we talk about recent FPGA and CPLD device architectures and CAD tools, with an emphasis on the interaction between the software and the architecture, and how this has driven recent evolutions and revolutions in PLD architecture. We also discuss the software behind the FPGA - the synthesis, place and route algorithms and CAD flow used to convert a high-level design into a bitstream to program the device. Finally, we discuss issues in designing hardware for FPGAs, including coding styles to achieve better performance and area, and effective use of dedicated resources on FPGAs.","PeriodicalId":275811,"journal":{"name":"Proceedings. SBCCI 2004. 17th Symposium on Integrated Circuits and Systems Design (IEEE Cat. No.04TH8784)","volume":"47 6 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-09-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Architecture and CAD for FPGAs\",\"authors\":\"M. Hutton\",\"doi\":\"10.1145/1016568.1016577\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Long past are the days when programmable logic (FPGAs and CPLDs) were used only for prototyping and interface logic. Today's modem devices have complicated architectures with close to 200,000 logic elements and flip-flops, dedicated blocks for DSP processing, embedded memories and processors, and support many I/O standards including high-speed serial and now embedded tranceivers. The CAD software to support FPGAs has grown in sophistication and scope to support these larger, more complicated, devices and the size of software groups at FPGA vendors is now larger than all but the biggest EDA companies. Most user designs are now complete systems and go to production as an FPGA. In this tutorial we talk about recent FPGA and CPLD device architectures and CAD tools, with an emphasis on the interaction between the software and the architecture, and how this has driven recent evolutions and revolutions in PLD architecture. We also discuss the software behind the FPGA - the synthesis, place and route algorithms and CAD flow used to convert a high-level design into a bitstream to program the device. Finally, we discuss issues in designing hardware for FPGAs, including coding styles to achieve better performance and area, and effective use of dedicated resources on FPGAs.\",\"PeriodicalId\":275811,\"journal\":{\"name\":\"Proceedings. SBCCI 2004. 17th Symposium on Integrated Circuits and Systems Design (IEEE Cat. No.04TH8784)\",\"volume\":\"47 6 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2004-09-04\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings. SBCCI 2004. 17th Symposium on Integrated Circuits and Systems Design (IEEE Cat. No.04TH8784)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1145/1016568.1016577\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings. SBCCI 2004. 17th Symposium on Integrated Circuits and Systems Design (IEEE Cat. No.04TH8784)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1145/1016568.1016577","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

可编程逻辑(fpga和cpld)仅用于原型设计和接口逻辑的日子已经过去很久了。今天的调制解调器设备具有复杂的架构,具有近200,000个逻辑元件和触发器,用于DSP处理的专用块,嵌入式存储器和处理器,并支持许多I/O标准,包括高速串行和现在的嵌入式收发器。支持FPGA的CAD软件的复杂性和范围都在不断增长,以支持这些更大、更复杂的设备,而FPGA供应商的软件组的规模现在比除了最大的EDA公司之外的所有公司都大。大多数用户设计现在都是完整的系统,并作为FPGA投入生产。在本教程中,我们将讨论最近的FPGA和CPLD器件体系结构和CAD工具,重点是软件和体系结构之间的交互,以及这如何推动PLD体系结构的最新演变和革命。我们还讨论了FPGA背后的软件-合成,放置和路由算法以及用于将高级设计转换为对器件编程的比特流的CAD流。最后,我们讨论了fpga的硬件设计问题,包括实现更好的性能和面积的编码风格,以及fpga上专用资源的有效利用。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Architecture and CAD for FPGAs
Long past are the days when programmable logic (FPGAs and CPLDs) were used only for prototyping and interface logic. Today's modem devices have complicated architectures with close to 200,000 logic elements and flip-flops, dedicated blocks for DSP processing, embedded memories and processors, and support many I/O standards including high-speed serial and now embedded tranceivers. The CAD software to support FPGAs has grown in sophistication and scope to support these larger, more complicated, devices and the size of software groups at FPGA vendors is now larger than all but the biggest EDA companies. Most user designs are now complete systems and go to production as an FPGA. In this tutorial we talk about recent FPGA and CPLD device architectures and CAD tools, with an emphasis on the interaction between the software and the architecture, and how this has driven recent evolutions and revolutions in PLD architecture. We also discuss the software behind the FPGA - the synthesis, place and route algorithms and CAD flow used to convert a high-level design into a bitstream to program the device. Finally, we discuss issues in designing hardware for FPGAs, including coding styles to achieve better performance and area, and effective use of dedicated resources on FPGAs.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A formal software synthesis approach for embedded hard real-time systems FPGA implementation of parallel turbo-decoders Leakage power optimization in standard-cell designs A switch architecture and signal synchronization for GALS system-on-chips Accurate software performance estimation using domain classification and neural networks
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1