基于FPGA的鉴相器设计与实现

Praveen Kumar, Vishal Kumar, R. Pratap
{"title":"基于FPGA的鉴相器设计与实现","authors":"Praveen Kumar, Vishal Kumar, R. Pratap","doi":"10.1109/CERA.2017.8343310","DOIUrl":null,"url":null,"abstract":"This paper presents the design and implementation of a phase detector on a high speed field programmable gate array. The phase has been determined using zero-crossing detection approach. All the components used in the proposed design have been realized on the digital platform. Verilog and Xilinx ISE 12.4 design tool have been used for the development and verification of the design. The design is implemented on Virtex ML505 development board. The complete design has three principal modules namely; controller for analog-to-digital converter, zero crossing detection, and phase measurement. Real-time verification of the proposed design has been carried out with the help of Real time digital simulator and results are recorded on digital oscilloscope.","PeriodicalId":286358,"journal":{"name":"2017 6th International Conference on Computer Applications In Electrical Engineering-Recent Advances (CERA)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2017-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"Design and implementation of phase detector on FPGA\",\"authors\":\"Praveen Kumar, Vishal Kumar, R. Pratap\",\"doi\":\"10.1109/CERA.2017.8343310\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents the design and implementation of a phase detector on a high speed field programmable gate array. The phase has been determined using zero-crossing detection approach. All the components used in the proposed design have been realized on the digital platform. Verilog and Xilinx ISE 12.4 design tool have been used for the development and verification of the design. The design is implemented on Virtex ML505 development board. The complete design has three principal modules namely; controller for analog-to-digital converter, zero crossing detection, and phase measurement. Real-time verification of the proposed design has been carried out with the help of Real time digital simulator and results are recorded on digital oscilloscope.\",\"PeriodicalId\":286358,\"journal\":{\"name\":\"2017 6th International Conference on Computer Applications In Electrical Engineering-Recent Advances (CERA)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2017-10-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2017 6th International Conference on Computer Applications In Electrical Engineering-Recent Advances (CERA)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CERA.2017.8343310\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 6th International Conference on Computer Applications In Electrical Engineering-Recent Advances (CERA)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CERA.2017.8343310","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

摘要

本文介绍了一种基于高速现场可编程门阵列的鉴相器的设计与实现。相位已确定使用过零检测方法。设计中用到的所有组件都在数字平台上实现了。Verilog和Xilinx ISE 12.4设计工具已用于设计的开发和验证。本设计在Virtex ML505开发板上实现。整个设计包括三个主要模块:;用于模数转换器、过零检测和相位测量的控制器。利用实时数字模拟器对所提出的设计进行了实时验证,并将结果记录在数字示波器上。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Design and implementation of phase detector on FPGA
This paper presents the design and implementation of a phase detector on a high speed field programmable gate array. The phase has been determined using zero-crossing detection approach. All the components used in the proposed design have been realized on the digital platform. Verilog and Xilinx ISE 12.4 design tool have been used for the development and verification of the design. The design is implemented on Virtex ML505 development board. The complete design has three principal modules namely; controller for analog-to-digital converter, zero crossing detection, and phase measurement. Real-time verification of the proposed design has been carried out with the help of Real time digital simulator and results are recorded on digital oscilloscope.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Solar PV fed standalone DC microgrid with hybrid energy storage system Control-oriented parametrized models for microbial fuel cells Wind resource assessment and energy analysis for wind energy projects Per phase power balancing in grid connected cascaded H-bridge multilevel converter for solar PV application Modified soft-switching scheme for charge-pump based IDB converter
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1