100-3000MHz,上/下转换,+29dBm IIP3, 13dB NF,集成分数n锁相环和压控振荡器的有源混频器

Iliana Fujimori-Chen, B. Walker, Roxann Broughton-Blanchard, E. Balboni
{"title":"100-3000MHz,上/下转换,+29dBm IIP3, 13dB NF,集成分数n锁相环和压控振荡器的有源混频器","authors":"Iliana Fujimori-Chen, B. Walker, Roxann Broughton-Blanchard, E. Balboni","doi":"10.1109/RFIC.2011.5940651","DOIUrl":null,"url":null,"abstract":"This paper presents a broadband, high-dynamic range, active mixer with integrated PLL and VCO. The synthesizer uses a programmable integer-n/fractional-n PLL to generate an LO signal with an in-band phase noise FOM of −223 dBc/Hz/Hz. The 100–3000MHz active mixer can be configured for up or down conversion. The mixer's linearity can be boosted from +25dBm to +29dBm by increasing the bias current, and optimized for a wide range of input frequencies through a variable capacitor setting. Designed in Si-Ge 0.25µm BiCMOS, the entire chip occupies 5.84mm2 and consumes 250mA from a 5V supply.","PeriodicalId":448165,"journal":{"name":"2011 IEEE Radio Frequency Integrated Circuits Symposium","volume":"41 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-06-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"A 100-3000MHz, up/ down-convert, +29dBm IIP3, 13dB NF, active mixer with integrated fractional-N PLL and VCO\",\"authors\":\"Iliana Fujimori-Chen, B. Walker, Roxann Broughton-Blanchard, E. Balboni\",\"doi\":\"10.1109/RFIC.2011.5940651\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a broadband, high-dynamic range, active mixer with integrated PLL and VCO. The synthesizer uses a programmable integer-n/fractional-n PLL to generate an LO signal with an in-band phase noise FOM of −223 dBc/Hz/Hz. The 100–3000MHz active mixer can be configured for up or down conversion. The mixer's linearity can be boosted from +25dBm to +29dBm by increasing the bias current, and optimized for a wide range of input frequencies through a variable capacitor setting. Designed in Si-Ge 0.25µm BiCMOS, the entire chip occupies 5.84mm2 and consumes 250mA from a 5V supply.\",\"PeriodicalId\":448165,\"journal\":{\"name\":\"2011 IEEE Radio Frequency Integrated Circuits Symposium\",\"volume\":\"41 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2011-06-05\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2011 IEEE Radio Frequency Integrated Circuits Symposium\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/RFIC.2011.5940651\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 IEEE Radio Frequency Integrated Circuits Symposium","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RFIC.2011.5940651","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

本文提出了一种集成锁相环和压控振荡器的宽带、高动态范围有源混频器。合成器采用可编程整数/分数n锁相环产生带内相位噪声FOM为- 223 dBc/Hz/Hz的LO信号。100-3000MHz有源混频器可配置为向上或向下转换。通过增加偏置电流,混合器的线性度可以从+25dBm提升到+29dBm,并通过可变电容设置优化了宽范围的输入频率。采用Si-Ge 0.25µm BiCMOS设计,整个芯片占地5.84mm2, 5V电源消耗250mA。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A 100-3000MHz, up/ down-convert, +29dBm IIP3, 13dB NF, active mixer with integrated fractional-N PLL and VCO
This paper presents a broadband, high-dynamic range, active mixer with integrated PLL and VCO. The synthesizer uses a programmable integer-n/fractional-n PLL to generate an LO signal with an in-band phase noise FOM of −223 dBc/Hz/Hz. The 100–3000MHz active mixer can be configured for up or down conversion. The mixer's linearity can be boosted from +25dBm to +29dBm by increasing the bias current, and optimized for a wide range of input frequencies through a variable capacitor setting. Designed in Si-Ge 0.25µm BiCMOS, the entire chip occupies 5.84mm2 and consumes 250mA from a 5V supply.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Differential source-pull on the WCDMA receiver A V-band Voltage Controlled Oscillator with greater than 18GHz of continuous tuning-range based on orthogonal E mode and H mode control High efficiency envelope tracking power amplifier with very low quiescent power for 20 MHz LTE A 220GHz subharmonic receiver front end in a SiGe HBT technology Single-chip multi-band SAW-less LTE WCDMA and EGPRS CMOS receiver with diversity
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1