基于模式分析和误差预测方法的高性能PDP-HDTV假轮廓减少系统的实现

2003 IEEE International Conference on Consumer Electronics, 2003. ICCE. Pub Date : 2003-06-17 DOI:10.1109/ICCE.2003.1218997

Ho-Young Lee, S. Koichi, Bong-Gu Cho, Tae-young Lee, Ho-Young Lee

{"title":"基于模式分析和误差预测方法的高性能PDP-HDTV假轮廓减少系统的实现","authors":"Ho-Young Lee, S. Koichi, Bong-Gu Cho, Tae-young Lee, Ho-Young Lee","doi":"10.1109/ICCE.2003.1218997","DOIUrl":null,"url":null,"abstract":"This paper proposes a high performance false contour reduction system with pattern analysis algorithm for PDP-HDTV. It also presents the optimized design and implementation of the method. The proposed method is verified using the Xilinx. Virtex-II FPGA XC2V2000-BG575. Furthermore, we suggest an advanced error-prediction algorithm for high performance. This method is demonstrated experimentally for a 50\" PDP-HDTV.","PeriodicalId":319221,"journal":{"name":"2003 IEEE International Conference on Consumer Electronics, 2003. ICCE.","volume":"4 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2003-06-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Implementation of high performance false contour reduction system using pattern analysis and error-predict method for PDP-HDTV\",\"authors\":\"Ho-Young Lee, S. Koichi, Bong-Gu Cho, Tae-young Lee, Ho-Young Lee\",\"doi\":\"10.1109/ICCE.2003.1218997\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper proposes a high performance false contour reduction system with pattern analysis algorithm for PDP-HDTV. It also presents the optimized design and implementation of the method. The proposed method is verified using the Xilinx. Virtex-II FPGA XC2V2000-BG575. Furthermore, we suggest an advanced error-prediction algorithm for high performance. This method is demonstrated experimentally for a 50\\\" PDP-HDTV.\",\"PeriodicalId\":319221,\"journal\":{\"name\":\"2003 IEEE International Conference on Consumer Electronics, 2003. ICCE.\",\"volume\":\"4 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2003-06-17\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2003 IEEE International Conference on Consumer Electronics, 2003. ICCE.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICCE.2003.1218997\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2003 IEEE International Conference on Consumer Electronics, 2003. ICCE.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICCE.2003.1218997","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 1

摘要

提出了一种基于模式分析算法的高性能PDP-HDTV伪轮廓消减系统。给出了该方法的优化设计与实现。采用Xilinx软件验证了该方法的有效性。Virtex-II FPGA xc2v200 - bg575。此外，我们还提出了一种高性能的高级误差预测算法。该方法在50英寸PDP-HDTV上进行了实验验证。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

Implementation of high performance false contour reduction system using pattern analysis and error-predict method for PDP-HDTV

This paper proposes a high performance false contour reduction system with pattern analysis algorithm for PDP-HDTV. It also presents the optimized design and implementation of the method. The proposed method is verified using the Xilinx. Virtex-II FPGA XC2V2000-BG575. Furthermore, we suggest an advanced error-prediction algorithm for high performance. This method is demonstrated experimentally for a 50" PDP-HDTV.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2003 IEEE International Conference on Consumer Electronics, 2003. ICCE.

自引率

0.00%

发文量