开源,模块化,图形FPGA板级模拟器

G. Popescu, R. Hobincu
{"title":"开源,模块化,图形FPGA板级模拟器","authors":"G. Popescu, R. Hobincu","doi":"10.1109/comm54429.2022.9817221","DOIUrl":null,"url":null,"abstract":"This paper presents a software FPGA board simulator having Xilinx's Vivado toolchain as a backend. It offers a GUI interface to basic components such as LEDs, buttons, and switches, and may be configured to run with virtually any board without recompilation, which is very useful as a teaching/self-teaching/training tool. Both combinational and sequential circuits are supported if described in Verilog HDL. Their output is shown on the proposed GUI environment resembling various specific boards, not just on waveforms as in usual digital design simulators. The testbench can be expressed as user interaction instead of non-synthesizable code.","PeriodicalId":118077,"journal":{"name":"2022 14th International Conference on Communications (COMM)","volume":"94 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-06-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Open-Source, Modular, Graphical FPGA Board-Level Simulator\",\"authors\":\"G. Popescu, R. Hobincu\",\"doi\":\"10.1109/comm54429.2022.9817221\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a software FPGA board simulator having Xilinx's Vivado toolchain as a backend. It offers a GUI interface to basic components such as LEDs, buttons, and switches, and may be configured to run with virtually any board without recompilation, which is very useful as a teaching/self-teaching/training tool. Both combinational and sequential circuits are supported if described in Verilog HDL. Their output is shown on the proposed GUI environment resembling various specific boards, not just on waveforms as in usual digital design simulators. The testbench can be expressed as user interaction instead of non-synthesizable code.\",\"PeriodicalId\":118077,\"journal\":{\"name\":\"2022 14th International Conference on Communications (COMM)\",\"volume\":\"94 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-06-16\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2022 14th International Conference on Communications (COMM)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/comm54429.2022.9817221\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 14th International Conference on Communications (COMM)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/comm54429.2022.9817221","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

本文介绍了一种基于Xilinx Vivado工具链的软件FPGA板模拟器。它为基本组件(如led,按钮和开关)提供了GUI界面,并且可以配置为在几乎任何板上运行而无需重新编译,这是非常有用的教学/自学/培训工具。如果在Verilog HDL中描述,则支持组合和顺序电路。它们的输出显示在类似于各种特定板的拟议GUI环境中,而不仅仅是在通常的数字设计模拟器中显示波形。测试平台可以表示为用户交互,而不是不可合成的代码。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Open-Source, Modular, Graphical FPGA Board-Level Simulator
This paper presents a software FPGA board simulator having Xilinx's Vivado toolchain as a backend. It offers a GUI interface to basic components such as LEDs, buttons, and switches, and may be configured to run with virtually any board without recompilation, which is very useful as a teaching/self-teaching/training tool. Both combinational and sequential circuits are supported if described in Verilog HDL. Their output is shown on the proposed GUI environment resembling various specific boards, not just on waveforms as in usual digital design simulators. The testbench can be expressed as user interaction instead of non-synthesizable code.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Real- Time EEG Data Processing Using Independent Component Analysis (ICA) Combating Deforestation Using Different AGNES Approaches Performance Analysis of Transport Layer Congestion on 5G Systems Fuel Monitoring System based on IoT: Overview and Device Authentication Network Softwarization: Developments and Challenges
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1