坡道输入rc电路的高精度传播延迟分析模型

2007 18th European Conference on Circuit Theory and Design Pub Date : 2007-08-01 DOI:10.1109/ECCTD.2007.4529684

R. Mita, G. Palumbo

{"title":"坡道输入rc电路的高精度传播延迟分析模型","authors":"R. Mita, G. Palumbo","doi":"10.1109/ECCTD.2007.4529684","DOIUrl":null,"url":null,"abstract":"In this paper, a simple analytical model which allows the estimation of the propagation delay of an RC circuit with a linear input is presented. The closed-form model can be used to evaluate the propagation delay of CMOS gates or wires in modern VLSI and ULSI process. Despite its simplicity, the model error has a maximum value of 2 % and in general is lower than 1%.","PeriodicalId":445822,"journal":{"name":"2007 18th European Conference on Circuit Theory and Design","volume":"19 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Highly-accurate propagation delay analytical model of an RC-circuit with a ramp input\",\"authors\":\"R. Mita, G. Palumbo\",\"doi\":\"10.1109/ECCTD.2007.4529684\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, a simple analytical model which allows the estimation of the propagation delay of an RC circuit with a linear input is presented. The closed-form model can be used to evaluate the propagation delay of CMOS gates or wires in modern VLSI and ULSI process. Despite its simplicity, the model error has a maximum value of 2 % and in general is lower than 1%.\",\"PeriodicalId\":445822,\"journal\":{\"name\":\"2007 18th European Conference on Circuit Theory and Design\",\"volume\":\"19 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2007-08-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2007 18th European Conference on Circuit Theory and Design\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ECCTD.2007.4529684\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 18th European Conference on Circuit Theory and Design","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ECCTD.2007.4529684","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 0

摘要

本文提出了一个简单的分析模型，可以估计线性输入RC电路的传播延迟。该封闭模型可用于评估现代VLSI和ULSI工艺中CMOS门或线的传播延迟。尽管简单，但模型误差的最大值为2%，一般小于1%。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

Highly-accurate propagation delay analytical model of an RC-circuit with a ramp input

In this paper, a simple analytical model which allows the estimation of the propagation delay of an RC circuit with a linear input is presented. The closed-form model can be used to evaluate the propagation delay of CMOS gates or wires in modern VLSI and ULSI process. Despite its simplicity, the model error has a maximum value of 2 % and in general is lower than 1%.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2007 18th European Conference on Circuit Theory and Design

自引率

0.00%

发文量